

ELEC 490/498 Project Final Report

Group 18

TeachEE: Accessible Electronics Instrumentation

John Giorshev (20103586, john.giorshev@queensu.ca)

Eric Yang (20120750, e.yang@queensu.ca)

Ethan Peterson (20105011, 17emp5@queensu.ca)

Timothy Morland (20096286, 17tm22@queensu.ca)

Submitted April 10, 2023

To:

Instructor Dr. Michael Korenberg (korenber@queensu.ca)

Instructor Dr. Alireza Bakhshai (alireza.bakhshai@queensu.ca)

Instructor Dr. Alex Tait (alex.tait@queensu.ca)

Instructor and Supervisor Dr. Sean Whitehall (sw109@queensu.ca)

Supervisor Dr. Thomas Dean (tom.dean@queensu.ca)

Executive Summary

The Covid-19 pandemic abruptly forced educational institutions towards online learning. As a result, many of these institutions were unequipped to deal with this new learning model. Much of the onsite equipment, such as oscilloscopes and signal generators, is ill-suited for online learning due to its high cost and poor portability. Additionally, the take-home equipment provided to students during the pandemic was typically of lower quality in comparison. In particular, the oscilloscopes provided by the Electronics II course taught at Queen's University were expensive and of poor quality. They had tiny 3-inch displays and a small maximum bandwidth of 100 kHz. Moreover, they were single channel, limiting the student's ability to see how signals in a circuit are related to one another.

TeachEE is a general-purpose electronics measurement instrument designed for remote engineering labs, functioning as both an oscilloscope and current monitor. It bundles together the functionality most required in Electrical Engineering labs and packages it with lightweight and portable software.

TeachEE's hardware consists of a four-layer custom designed Printed Circuit Board (PCB) powered by a USB connection to the computer. The PCB has a two-channel 1 MSPS ADC for reading low-speed signals and current from a hall-effect sensor. The PCB also has a two-channel 40 MSPS Analog to Digital Converted (ADC) for observing high speed signals. Both ADCs are connected to a Field Programmable Gate Array (FPGA), which is in turn connected to USB 2.0 PHY. The FPGA collects sample data from both ADCs and frames it into packets, which are sent over the USB PHY and transmitted to the computer to be decoded and displayed. This allows TeachEE to leverage the student's machine to create a streamlined user experience.

TeachEE's software is a full stack application written in Rust. Its workload is split between three modules, each of which runs in its own thread. The first module is the USB Manager, responsible for reading and decoding packets from the hardware driver into voltage and current samples. The second is the App, responsible for updating and displaying the user interface. The third module, the Controller, facilitates communication between the two, and performs signal triggering and frequency spectrum analysis. These three threads pass samples between each other using two sets of two buffers: the USB Buffers and App Buffers. By cycling between buffers within a set, much of the data processing can be parallelized, greatly improving performance.

Contents

1	Motivation & Background	1
2	Design	1
2.1	Hardware	2
2.2	FPGA	4
2.3	Software	5
3	Implementation	6
3.1	Hardware	6
3.1.1	Power	7
3.1.2	USB FIFO	7
3.1.3	Current Monitor	8
3.1.4	ADC	8
3.1.5	Analog Front End (AFE)	9
3.1.6	FPGA Module	9
3.1.7	Connectors	10
3.2	FPGA	10
3.2.1	Top Level Module Interface	10
3.2.2	PLL Clock Generation	11
3.2.3	Interface Instantiations	12
3.2.4	FT232HQ AXIS Wrapper	13
3.2.5	XADC IP Core	15
3.2.6	ADC AXIS Wrappers	16
3.2.7	AXIS and Verilog AXIS	17
3.3	Software	20
3.3.1	The USB Manager	22
3.3.2	The Controller	24
3.3.3	The App	25
4	Testing, Evaluation & Verification	27
4.1	PCB Verification	27
4.1.1	Physical Inspection and Acceptance Testing	27
4.1.2	Functional Testing	30
4.2	FPGA Verification	32
4.2.1	Verification Automation With VUnit	33
4.2.2	Hardware Simulation with BFM's	34
4.2.3	FPGA Bugs and Solutions	35
4.3	Software Verification	36
4.3.1	Design Iteration	36
4.3.2	Feature Testing	38
5	Project Planning and Budgeting	38
6	Stakeholder Needs	40
6.0.1	Features and Quality	40
6.0.2	Safety	41
6.0.3	Manufacturing Cost	41

7	Compliance with System Requirements	42
8	Conclusions & Recommendations	43
9	Overall Team Effort	44
A	Schematics	46
B	PCB Layout	54
C	PCB Bill of Materials	55
D	TeachEE SystemVerilog RTL Code	59
E	FPGA GitHub Actions Script	123
F	Python VUnit Testbenches	125
G	Python Packet Integrity Test Script	128
H	TeachEE Rust Code	129

List of Figures

1	Hardware System Block Diagram	3
2	FPGA System Block Diagram	4
3	TeachEE PCB Top Level Schematic	6
4	FT322H AXI Wrapper State Machine	14
5	AXIS Read Transaction Timing Diagram	17
6	AXIS Write Transaction Timing Diagram	18
7	Threading Model Sequence Diagram	21
8	Shared data configuration representing one set of “buffers”	21
9	Example screenshot showcasing all UI features	26
10	PCB Front Side After Delivery	28
11	PCB Back Side After Delivery	29
12	Close up of the FIFO on the PCB	29
13	FT232HQ Clock Output Waveform	30
14	Final Assembled TeachEE	31
15	Example ModelSim Waveform from a Packetizer Module	33

List of Tables

1	Hardware Requirements	2
2	Software Requirements	2
3	Milestones	39
4	TeachEE Bill of Materials	40
5	Hardware Specification Evaluation	42
6	Software Specification Evaluation	43
7	Team Effort Table	44

1 Motivation & Background

During the Covid-19 pandemic, universities abruptly switched to remote learning as campuses were shut down. This sudden change exposed the lack of support for digital learning models [1]. Although the pandemic has since passed, forward-thinking institutions are starting to invest in online programs, for example, by leveraging AI chatbots and teaching assistants. Additionally, online course providers such as Udemy have recently risen in popularity as a cheap alternative to traditional postsecondary education. With this trend of remote higher education, engineering students will need their own lab equipment to complete their learning requirements.

TeachEE is a general-purpose electronics measurement instrument designed for remotely delivered engineering labs. It acts as both a USB oscilloscope and current monitor. Currently, there are few instrumentation options for students completing their labs remotely. The oscilloscopes used for onsite learning are bulky and difficult to use. TeachEE bundles together the functionality most commonly required for electrical engineering labs and packages it with portable software that can run on lower end computers with any operating system.

As TeachEE is targeted for electrical engineering students, it must be powerful enough for use in a variety of practices, but also simple and intuitive enough for novices. It must be compact, to be carried between classes, and operating-system agnostic, to ensure that students can use it with any machine. Finally, TeachEE must be cost-efficient, so that students can justify purchasing this oscilloscope as opposed to alternatives.

2 Design

The TeachEE design is derived from the system requirements set in the blueprint report. Given in Table 1 and 2 are the most important hardware and software requirements respectively. It should also be noted that the FPGA shares responsibility with the desktop application for fulfilling software requirements.

Table 1: Hardware Requirements

	Specification	Target Value	Tolerance
1	Voltage Input Bandwidth	100 kHz	± 1 kHz
2	Current Input Bandwidth	100 kHz	± 1 kHz
3	Number of Current Input Channels	1	0
4	Number of Voltage Input Channels	1	+2
5	Voltage Sample Rate	1 MSPS	0 MSPS
6	Current Sample Rate	1 MSPS	0 MSPS

Table 2: Software Requirements

1	Functional Requirements
1.1	The software shall be able to modify the horizontal and vertical scales of the plot.
1.2	The software shall be able to modify the trigger voltage.
1.3	The application shall be deployable to Windows, macOS, and Linux.
2	Interface Requirements
2.1	The software shall be able to capture voltage samples and export them to a CSV file.
2.2	The software shall receive samples via the FTDI 232 in synchronous mode.
3	Performance Requirements
3.1	The software shall be able to render waveforms at a rate of 30 Hz on screen.

Based on the system requirements, the project is divided into three subsystems; hardware, FPGA, and software. The following subsections correspond to each subsystem, each describing the subsystem's top level design and key design decisions made to comply with system requirements.

2.1 Hardware

The primary design driving requirements for the Printed Circuit Board (PCB) are the bandwidth and sample rate of the data acquisition channels. Bandwidth and sample rate constrain the selection of the input filters and Analog to Digital Converters (ADCs) on the PCB. After selecting these parts, they can be easily duplicated to add additional channels. A full requirement compliance check for the hardware and other subsystems is provided in Section 4.

Given the requirement for a single voltage and current channel with room for additional voltage channels, the team settled on a four-channel design. One ADC channel would be used for current and another for

voltage. The remaining two channels would be made available to be implemented as a stretch goal. The two spare channels would also have a higher sample rate to improve the utility of the instrument.

The data acquisition channels are connected to an FPGA rather than a microprocessor. This decision was made to prevent real time data processing limitations and ensure precise timing in the sampling of the signal waveforms. Moreover, an FPGA or ASIC is commonly used in existing commercial oscilloscopes to fulfill these real time requirements. A compromise that was made in the design was the use of an FPGA module, rather than installing the chip to the PCB directly. While such a module could not be used in TeachEE in a mass-production setting, it greatly shortened the PCB design time, and allows the FPGA to be easily replaced in the event of hardware failure. Additionally, the FPGA combines all the sample streams and provides a single point of contact to the USB interface.

Figure 1 is a complete hardware block diagram used as a guide for the PCB design implementation.




Figure 1: Hardware System Block Diagram

2.2 FPGA

The FPGA RTL is driven by the implicit requirement to send multiple streams of data with low latency. The sample rate and bandwidth requirements are not as concerning in the design of the FPGA subsystem. This is because sample rates can be easily tuned in the FPGA with clock generation PLLs and bandwidth depends on the analog bandwidth of the input circuitry on the PCB.

In order to transmit multiple streams, the FPGA needs to frame multichannel data in a standard packet format. A multiplexer is also used in the case that sending all data at once oversaturates USB 2.0. With these issues in mind, the diagram given in Figure 2 provides a system-level block diagram for the FPGA design.




Figure 2: FPGA System Block Diagram

A full breakdown of Figure 2 is given in Section 3 focusing on implementation. Overall, the initial design is nearly identical to the final implementation. The team made use of Consistent Overhead Byte Stuffing (COBS) packet encoding as promised in the blueprint and added a standard Advanced Extensible Interface (AXI) Streaming protocol for the internal FPGA datapath.

2.3 Software

Several iterations were required to complete TeachEE’s desktop application. Initially, the prototype was built using the Tauri GUI framework. Tauri was selected since it uses an instance of the Chrome Web Browser to render the user interface, allowing developers to take advantage of the rich library and tooling ecosystem for frontend web development. Despite these benefits, two major factors necessitated a change: 1) displaying a rapidly changing waveform using HTML and JavaScript at the required 60 Hz frame rate proved extremely difficult; 2) data transfer between Rust and JavaScript resulted in increased code complexity.

`egui` was selected as a replacement for Tauri because of its simple API and large built-in widget library. `egui` is an *immediate mode* GUI, meaning it re-renders all widgets on every frame, regardless of whether or not the application state had changed. This technique sacrifices efficiency for a simpler programming model in which a developer expresses their GUI as a single pure function $f : \text{State} \mapsto \text{UI}$ [2]. An *immediate mode* GUI is a good fit for TeachEE, since its UI changes frequently and independently of user-input, nullifying the aforementioned efficiency problem; even with a traditional *retained mode* GUI, widgets would still re-render whenever a new voltage/current is received.

Later in the software design process, performance issues were encountered related to processing the incoming data stream fast enough to update the GUI at 30 Hz. The slowdown was caused by the original threading model, in which the USB Manager and App threads communicated via a single shared buffer protected by a mutex. When the App thread attempted to render a new frame, it would frequently be blocked by the USB Manager, which was simultaneously writing incoming samples. The frequency and duration of this blocking behaviour was prevalent enough to greatly reduce frame rate. To address this problem, the software was reimplemented using the three thread design described in Section 3.3.

3 Implementation

The implementation is broken up into three subsections corresponding to each subsystem.

3.1 Hardware

The hardware solution for TeachEE is implemented in the form of a four-layer PCB. The PCB is designed using the Electronic Design Automation (EDA) software Altium Designer, the industry standard tool for PCB design. Our design takes advantage of Altium’s hierarchical schematics, allowing the schematic to be broken up into multiple pages with interconnects between the different sub-circuits. TeachEE’s top level schematic is an interconnect between all the sub-circuits of the PCB, and is shown in Figure 3. All eight pages of the schematic are provided in Appendix A.




Figure 3: TeachEE PCB Top Level Schematic

The following subsections break down each sub-circuit sheet entry in Figure 3.

3.1.1 Power

The power schematic sheet contains a single LD1117V33C linear voltage regulator. The regulator takes the 5 V VBUS supply from the USB connection and provides a 3.3 V power output. A linear voltage regulator is employed over a switching buck converter for the following reasons:

1. The analog to digital converters require clean voltage references to produce accurate readings and function correctly. Buck converters typically have noisier outputs that could harm performance.
2. The linear voltage regulator requires fewer components to implement, easing chip shortage concerns.
3. The significantly lower efficiency of a linear regulator is not an issue as this regulator has a capacity of 1 A, which is more than enough to run the devices on board.

3.1.2 USB FIFO

The USB FIFO is a queue that sends data out to the laptop over USB 2.0 Full Speed (FS), capable of up to 480 Mbps. This circuit takes a parallel byte stream from the FPGA and converts it to a USB 2.0 data stream. The FT232HQ USB FIFO made by FTDI is used to implement this functionality. This chip was selected over other USB Interface ICs for the following reasons:

1. Availability. USB Interfaces are one of many ICs in short supply in the ongoing chip shortage. In fact, this IC was ordered for the project after ELEC390 in July 2021 and only received in August 2022.
2. Extensive preexisting software tooling. FTDI provides a driver and configuration utility for extracting data from their USB interfaces. This significantly reduces the software development work required to build a sample streaming interface. This ease of use is critical in a project with such a short timeline.

For debugging and circuit visibility, all digital control signals on the FT232HQ are connected to test points.

The schematic sheet also contains some surrounding circuitry in the form of power filtering, a clock oscillator,

and configuration EEPROM.

3.1.3 Current Monitor

The current monitor page contains a hall effect current sensor circuit. The circuit uses the ACS720KLATR current sensor. This sensor was chosen due to its supply chain availability and the fact that it reports its reading through a voltage output. The voltage output is linearly proportional to the current flowing through the sensor plus a DC offset. This is a preferable interface as it can be connected to an ADC channel without having to write a new driver for the specific sensor on the FPGA. As such, the output of the current sensor is connected to FPGA_ADC0, which is one of two ADC channels available on the FPGA module.

3.1.4 ADC

The TeachEE ADC schematic sheet contains an AD9288BSTZ dual channel 40 MSPS ADC. This chip provides two additional high-speed voltage channels in addition to the ADC channels provided by the FPGA module. The data outputs for channels A and B are sent to the FPGA along with the sample clocks. This ADC was selected for its FPGA friendly control interface. Since the control consists of only a data bus and sample clock, it is trivial to write an FPGA module to collect the data in comparison to other SPI and I2C based converters on the market.

Bypass capacitors and ferrite beads are used to power the ADC for the cleanest reference voltage possible. Additionally, the PCB contains non-populated footprints for low pass filters, and filter bypasses to simplify testing and debugging. For the digital side, all data busses and clocks have test points so multimeters or oscilloscopes can be connected to debug the FPGA control signals.

3.1.5 Analog Front End (AFE)

The Analog Front End (AFE) sits in front of the inputs of the high-speed ADC. As a result, this sub-circuit is duplicated twice in the top level sheet shown in Figure 3 to cover both channels. The AFE serves the following purposes in the data acquisition hardware.

1. Protect the ADC from over-voltage conditions. The front-end must clamp any voltages that would otherwise destroy the ADC.
2. Convert the signal from single ended to differential. The ADC takes in a differential input, so the AFE must convert the input voltage observed at the connector to a differential signal of equivalent magnitude.

This functionality is implemented in hardware using an AD8138 differential ADC driver. This all-in-one component takes care of voltage clamping and single-to-differential conversion. Moreover, it has sufficient analog bandwidth to avoid reducing the effective bandwidth of the ADC. For debugging, the sub-circuit contains 0-ohm bypass resistors that can be optionally soldered to send the unclamped signal directly to the ADC.

3.1.6 FPGA Module

The FPGA module is implemented using a CMOD A7-35T Xilinx Spartan 7 Breakout Board. It is connected to the PCB via two 28-pin headers. Two pins are used for power and ground while the rest are used for FPGA IO pins. The USB FIFO and ADC control pins are connected to the FPGA IO. There are also two special pins which can be used as ADCs. These two pins are used to implement the current and voltage channels at 1 MSPS. The current sensor output is wired to one of the channels and a BNC connector is connected to the other through a low pass filter for voltage sampling.

The FPGA module schematic had one mistake that was not discovered until the physical PCBs had already

been manufactured and delivered. To use the parallel-bus interface of the FT232HQ to send data, the FPGA must lock to a 60 MHz output clock from the FT232HQ. During layout, the FPGA pin wired to this clock was swapped to a normal GPIO pin rather than a Multi Region Clock Capable (MRCC) pin. As a result, the FPGA place and route was failing during compilation, as the FPGA could not route this clock from a standard GPIO pin. This issue was resolved by waiving the warnings and optimizing the SystemVerilog code to still pass timing without a proper clock route for the 60 MHz signal. Further information on this process is given in Section 3.2.

3.1.7 Connectors

The connectors page contains all the external IO connections for TeachEE. Specifically, the USB mini connector for data and three BNC connectors for scope probes. The current sensor is exposed on its own separate pin header. The BNC connectors are connected to the appropriate ADC input or AFE. Also, each connector has the appropriate low pass filters to satisfy Nyquist's theorem. Each connector also includes all the standard capacitors and resistors needed to connect an oscilloscope probe from the lab kit sold at the Queen's bookstore.

3.2 FPGA

The FPGA datapath and implementation can be summarized by examining the interconnections between modules in the top level SystemVerilog module. Below is each section of the top level TeachEE RTL module broken down and explained. The entire RTL codebase can be viewed in Appendix D.

3.2.1 Top Level Module Interface

Given below is the interface to the top level module of the TeachEE RTL code.

```
module teachee (  
    input  var logic cmod_osc, // 12 MHz provided on the CMOD  
    input  var logic ftdi_clk, // 60 MHz provided by the FTDI
```

```

// FTDI Control Interface
input  var logic ftdi_rxf_n,
input  var logic ftdi_txe_n,

output var logic ftdi_rd_n,
output var logic ftdi_wr_n,
output var logic ftdi_siwu_n,
output var logic ftdi_oe_n,

output var logic[7:0] ftdi_data,

// High Speed ADC IO Interface
output var logic hsadc_a_enc,
input  var logic[7:0] hsadc_a,

output var logic hsadc_b_enc,
input  var logic[7:0] hsadc_b,

input  var logic[1:0] xa_n,
input  var logic[1:0] xa_p,
...
);

```

As shown above, the FPGA takes in a 12 MHz clock provided by an external oscillator and the 60 MHz clock from the FT232HQ. After the clocks, IO for the FT232HQ and AD9288BSTZ control signals are defined. Some additional pins spare pins and LED signals at the end of the interface declaration are not shown as they were used for debugging purposes.

3.2.2 PLL Clock Generation

After the module interface is declared, the PLL system clock generator is initialized. This is an IP core provided by the FPGA manufacturer Xilinx that takes the oscillator 12 MHz input and outputs a variety of useful clock signals for the rest of the design. Given below is the IP core module instantiation.

```

teachee_pll teachee_pll_ip_inst (
    // Clock out ports
    .clk_100(clk_100),    // output clk_100
    .clk_50(clk_50),     // output clk_50
    .clk_25(clk_25),     // output clk_25
    .clk_20(clk_20),     // output clk_20

```

```

        .clk_10(clk_10),          // output clk_10

    // Status and control signals
    .reset(0), // input reset
    .locked(locked),          // output locked

    // Clock in ports
    .cmmod_osc(cmmod_osc)      // input cmmod_osc
);

```

The module takes the external oscillator clock as an input and outputs 100, 50, 25, 20 and 10 MHz clocks. Different frequencies can be specified within the Xilinx Vivado IDE used to flash the FPGA. In the current implementation, only the 100 and 10 MHz clocks are used. 100 MHz is used throughout the top level system and 10 MHz is used as a sampling clock in the high speed ADC. One clock that is not covered by this PLL is the 60 MHz clock generated externally by the FT232HQ. The PLL also has a `locked` output. When driven high, this signal indicates that the PLL is locked to the input clock and the output clocks are functioning correctly. This signal is used to send a reset signal to all modules, holding them in reset until the PLL has locked and all clocks are up and running.

3.2.3 Interface Instantiations

Given below are the instantiations for the different interfaces used to make connections between the submodules. Interfaces in SystemVerilog can be thought of as groupings of wires that make managing inter-module connections easier as each wire does not need to be explicitly declared.

```

hsadc_interface hsadc_ctrl ();
...
axis_interface #(
    .DATA_WIDTH(2 * XADC_DRP_DATA_WIDTH)
) xadc_sample_channel (
    .clk(sys_clk),
    .rst(reset)
);

axis_interface #(
    .DATA_WIDTH(16)
) hsadc_sample_channel (

```

```

        .clk(sys_clk),
        .rst(reset)
    );

```

The first interface declared is for the AD8138ARZ high-speed ADC. External IO signals are assigned to the different control wires in the interface. Next, the various AXIS interfaces required to connect the modules are instantiated. The interface width is specified using the `DATA_WIDTH` parameter. 8-bit interfaces are used to connect the packet stream output for a given ADC to the FT232HQ wrapper module that adapts the AXI Stream to FT232HQ control signals. The remaining two interfaces hold the sample data from the XADC and high-speed ADC respectively. The XADC is the dual channel 16-bit ADC built into the FPGA. The two sample data interfaces `hsadc_sample_channel` and `xadc_sample_channel` are each connected to the outputs of adapter modules that adapt the native interface of the device to an AXI Stream. The AXI Stream interface used is a custom wrapper for all the standard signals found in an AXI stream. The interface definition can be found in Appendix D.1.3.

The AXIS Protocol, also known as AXI Stream, is derived from ARM's AXI bus specification. Additional information on the AXI Stream protocol and the external libraries used to support it can be found in Section 3.2.7.

3.2.4 FT232HQ AXIS Wrapper

After instantiating the interfaces, they are used to make connections between the various submodules.

Shown below is the `ft232h` module instance used to send data to the computer over USB.

```

ft232h usb_fifo (
    .ftdi_clk(ftdi_clk),

    .ftdi_rxf_n(ftdi_rxf_n),
    .ftdi_txe_n(ftdi_txe_n),

    .ftdi_rd_n(ftdi_rd_n),
    .ftdi_wr_n(ftdi_wr_n),
    .ftdi_siwu_n(ftdi_siwu_n),

```

```

.ftdi_oe_n(ftdi_oe_n),

.ftdi_adbus(ftdi_data),

// Programmer AXIS Interface
// CHANGE THIS BASED ON WHETHER YOU WANT TO USE XADC OR HSADC
.sys_axis(xadc_usb_axis.Sink)
);

```

This module consists of a state machine that adapts the AXI Stream of sample packets to control signals of the FT232HQ. The input is the `sys_axis` stream and the output is all the `ftdi_*` control signals used to produce data over USB. Wrapping the FT232HQ interface in a standard AXI Stream makes it trivial to interface with all the other modules in the TeachEE source code. The same design approach is used throughout the codebase to ensure compatibility between the various hardware interface modules. The state machine for the module is shown in Figure 4.




Figure 4: FT322H AXI Wrapper State Machine

The state machine waits for the AXI Stream to have data available and for the FT232HQ to be ready for new data. When this condition is satisfied, the byte is sent out and the state machine automatically transitions back to the await state.

Regarding the comment in the code above about changing the `sys_axis` stream input, in this case, the XADC is used.

3.2.5 XADC IP Core

Shown below is the XADC IP core used to extract data from the internal XADC on the FPGA. This IP core is made custom using the XADC Wizard tool in Xilinx Vivado. The core is configured to only output the two FPGA ADC channels in use on the TeachEE PCB via a Dynamic Reconfiguration Port (DRP) interface.

The DRP signals are then fed into an AXIS adapter module for interface standardization.

```
xadc_teachee xadc_teachee_inst (  
    // Clock and Reset  
    .dclk_in(sys_clk),           // input wire dclk_in  
    .reset_in(reset),           // input wire reset_in  
  
    // DRP interface  
    .di_in(0),                  // input wire [15 : 0] di_in  
    .daddr_in(xadc_daddr),      // input wire [6 : 0] daddr_in  
    .den_in(xadc_den),          // input wire den_in  
    .dwe_in(0),                 // input wire dwe_in  
    .drdy_out(xadc_drdy),       // output wire drdy_out  
    .do_out(xadc_do),           // output wire [15 : 0] do_out  
  
    // Dedicated analog input channel (we do not use this)  
    .vp_in(0),                  // input wire vp_in  
    .vn_in(0),                  // input wire vn_in  
  
    // analog input channels, vaux4 is pin 15 = VIOUT of current sensor  
    // vaux12 is pin 16 = low speed voltage channel.  
    .vauxp4(xa_p[0]),           // input wire vauxp4  
    .vauxn4(xa_n[0]),           // input wire vauxn4  
    .vauxp12(xa_p[1]),          // input wire vauxp12  
    .vauxn12(xa_n[1]),          // input wire vauxn12  
  
    // conversion status signals  
    .channel_out(),             // output wire [4 : 0] channel_out  
    .eoc_out(),                 // output wire eoc_out  
    .alarm_out(),               // output wire alarm_out  
    .eos_out(xadc_eos),         // output wire eos_out  
    .busy_out()                 // output wire busy_out  
);
```

3.2.6 ADC AXIS Wrappers

Similarly to the ft232h module, both the XADC and high-speed ADC have AXIS wrapper modules. Both wrapper modules function in the same manner, they await new data from the ADC and place it in AXIS compliant FIFO queues. The `sample_stream` output is internally connected to this queue where samples can be consumed by the FT232HQ. Given below is the instantiation of both modules.

```
xadc_drp_addr_t xadc_daddr;
var logic xadc_den;

var logic xadc_drdy;
var logic[XADC_DRP_DATA_WIDTH-1:0] xadc_do;
var logic xadc_eos;

xadc_drp_axis_single_stream xadc_drp_axis_adapter_inst (
    .xadc_dclk(sys_clk),
    .xadc_reset(reset),

    // DRP and Conversion Signals
    .xadc_daddr(xadc_daddr),
    .xadc_den(xadc_den),
    .xadc_drdy(xadc_drdy),
    .xadc_do(xadc_do),

    .xadc_eos(xadc_eos),

    .sample_stream(xadc_sample_channel.Source)
);

hsadc_axis_wrapper hsadc (
    .sample_clk(clk_10),
    .stream_clk(sys_clk),
    .reset(reset),

    .hsadc_ctrl_signals(hsadc_ctrl.sink),
    .sample_stream(hsadc_sample_channel.source)
);
```

The XADC wrapper takes in the DRP control signals from the XADC IP core and the high-speed ADC wrapper gets all the control signals from a single interface declared earlier in the file.

3.2.7 AXIS and Verilog AXIS

AXIS, also referred to as AXI Stream, is the standard protocol used throughout the FPGA datapath. While there are many signals in an AXI interface, the primary signals are called `tdata`, `tready`, and `tvalid`. Only when `tready` and `tvalid` are asserted can data be consumed from the `tdata` bus. `tready` is controlled by the receiver so that it can regulate the rate at which it consumes data, while `tvalid` is controlled by the sender to notify the receiver when new data is ready on the `tdata` lines. The full specification contains many additional signals, but these three are the ones most often manipulated during data transmission [3]. Figures 5 and 6 show the AXIS read and write timing diagrams respectively.




Figure 5: AXIS Read Transaction Timing Diagram

In AXIS read and write transactions, the producer is responsible for `tdata` and `tvalid` signals while the consumer toggles `tready`. This allows the consumer to know when new data becomes available and it is able to signal to the producer when it is ready to accept it via `tready`. All three signals should only be asserted or deasserted in synchronization with the system clock, as per the specification. As shown in Figure 5, `tvalid` is asserted on the same rising edge as the new data coming onto the `tdata` bus. The consumer sees this and asserts `tready` on the next rising edge consuming the data. In the case where multiple words of data are queued by the producer, the `tdata` value will advance to the next byte available after each cycle where both `tvalid` and `tready` are asserted. This allows a new read to take place every cycle if the producer has the data and the consumer is ready for it. This simple protocol yields strong performance and

flexibility with minimal FPGA Lookup Table (LUT) resources used. It should be noted that for any AXIS transaction to take place, `tready` and `tvalid` must both be true.




Figure 6: AXIS Write Transaction Timing Diagram

In the AXIS write case shown in Figure 6, the consumer first asserts `tready`, which tells the producer that it can accept new data. Once the producer has data, it asserts the value on `tdata` and drives `tvalid` high on the same rising edge. Since `tready && tvalid` is true, the data is written to the consumer successfully. This design pattern is replicated repeatedly throughout the FPGA codebase provided in Appendix D.

In addition to the simplicity of the protocol, there is significant library support for AXI Streams. In the case of TeachEE, the `verilog-axis` library is used [4]. This library contains a variety of useful Verilog modules, all of which expose an AXIS interface at their inputs and outputs. The standard interface across all modules trivializes connecting up the library modules with TeachEE modules. The only modification made to these library modules was to wrap them in another more ergonomic module. Since the library is written in Verilog, it does not have access to interfaces, which are a feature of SystemVerilog only. As a result, each AXIS signal is written out individually making instantiating and connecting the modules unwieldy. To bundle all these signals into one module port, the `axis_interface` is used. For each module in the `verilog-axis` library used by TeachEE, a wrapper module is written that places all the signals for the AXI Streams in AXIS interfaces, making module connectivity far simpler with SystemVerilog. This is possible due to the Xilinx Vivado project build configuration that cross compiles both Verilog

and SystemVerilog. The interface is also designed to seamlessly handle the producer and consumer cases discussed above using modports. The `Source` modport can be used on producer stream interfaces and the `Sink` modport can be used for consumers. The modports switch the direction of the signals from `input` to `output` depending on the use case.

`verilog-axis` contains many modules but there are three that were employed when writing the RTL code for TeachEE.

The first module is `axis_async_fifo`, which is wrapped by `axis_async_fifo_wrapper`. This module constructs a First-In-First-Out (FIFO) Queue and is used repeatedly throughout the code. The first and foremost purpose of the Queue is to provide sample memory to ensure samples are not dropped when the rate of production deviates from the rate of consumption. Secondly, the FIFO is asynchronous, meaning it can use different clock signals for its input and output. The module has internal synchronization logic to bring data across clock domains. This functionality was critical in the TeachEE RTL design as there were multiple clock domains that needed efficient data transfer between them. The top-level system, USB FIFO, HSADC, and XADC all had different clock signals and had their data inputs buffered by asynchronous FIFOs.

The second key module is the `axis_adapter`, which is wrapped by `axis_adapter_wrapper`. This module takes an AXI Stream and adapts it to a smaller width specified as a parameter in the module instantiation. This module was critical in getting the 32-bit sample stream from the XADC to fit the 8-bit stream accepted by the USB FIFO.

The final module used from the library was `cobs_encode`, which is wrapped by `cobs_encode_wrapper`. This module takes an 8-bit input stream and outputs the same data encoded using COBS. The COBS encoder is highly efficient and only creates two additional bytes of overhead, minimizing USB link bandwidth wastage [5]. To transmit samples to the computer, the 32-bit stream from the XADC (or 16-bit from the

HSADC) is adapted to 8 bits using `axis_adapter`. The resulting 8-bit stream is fed into the COBS encoder, whose output is connected to the USB FIFO. These two modules make up the packet encoding stack.

Perhaps the most important benefit of AXIS over other streaming interfaces is its direct compatibility with the more fully-featured AXI bus. AXI is a standard memory-mapped bus interface used in ARM processors [6]. Since all modules in TeachEE’s FPGA codebase use AXI Streams, the platform is highly extensible and can be connected to ARM coprocessors with minimal effort. Such a design extension would make TeachEE architecturally similar to more expensive benchtop oscilloscopes that make use of both an ASIC and traditional processor through a high-speed interconnection protocol. An example of this architecture is Keysight’s MegaZoom ASIC [7].

3.3 Software

TeachEE’s software workload is split between three modules, each of which runs in its own thread. The first module is the USB Manager, responsible for reading and decoding packets from the hardware driver. The second is the App, responsible for updating and displaying the user interface. Finally, the Controller facilitates communication between the two and provides additional sample processing.

The software for TeachEE follows an improved threading model described in Figure 7 below. This design change was necessitated by software performance issues encountered in the initial design, described in Section 4.3.1. The USB manager and Controller share one set of two buffers, referred to as the USB Buffers, and the App and Controller share another set of two buffers, the App buffers. The threads coordinate their workflows such that each thread can exclusively operate on a buffer at a time. For example, while the USB Manager is writing samples to USB Buffer 0, the Controller can copy samples from USB Buffer 1 to App Buffer 1, and the App can read from App Buffer 0. After every work cycle, each thread swaps to the other buffer. This protocol parallelizes the workload as much as possible and minimizes thread block times.




Figure 7: Threading Model Sequence Diagram

The sequence diagram above simplifies the buffer representation. Each buffer in the two sets actually represents several buffers/channels in the `Channels` struct. In the current implementation, two channels are supported and every buffer operation operates on both channels simultaneously. Furthermore, each `Channels` struct is wrapped in a `BufferState` enum, representing the emptiness/fullness of the channels, which in turn is guarded by a monitor. To allow these monitors to be shared between threads, they are wrapped by Rust's shared pointer, the `Arc`. Figure 8 below illustrates the shared data's configuration. Note that there is an additional field in the `Channels` struct used to store the results of frequency spectrum analysis performed in the Controller thread. This field is unused in the USB Buffer Channels.




Figure 8: Shared data configuration representing one set of “buffers”

In Rust, a monitor is implemented as a condition variable and mutex tuple. The condition variable allows threads to wait while a condition is true. The mutex ensures that only one thread is allowed access to a given `Channels` at a time. A thread acquires a monitor by first locking the mutex. Once the mutex is locked, the thread checks the `BufferState`. If the thread intends to write to the buffers, but the buffers are `Full`, it unlocks the mutex and goes to sleep until it receives a notification that the buffers have been emptied. The same applies to threads attempting to read from `Empty` buffers. Once the thread is notified, it is woken from the wait function with the mutex reacquired. A thread releases a monitor by setting the `BufferState` to the appropriate type and notifies a thread waiting on the condition variable. The mutex is unlocked implicitly when it goes out of scope. An example of this procedure (run by the App thread) is given in the code block below.

```
// Wait until controller thread has filled the current buffer.
let mut buf_state = condvar
    .wait_while(mutex.lock().unwrap(), |buf_state| buf_state.is_empty())
    .unwrap();
// Get the Channels buffers.
let (channels, num_samples) = buf_state.unwrap();
...
// Release the monitor.
*buf_state = BufferState::Empty(channels);
condvar.notify_one();
```

3.3.1 The USB Manager

The USB Manager thread reads packets from the FTDI receiver queue into a buffer, decodes them into voltage and current samples, and populates the USB Buffers. The packets are read from the queue using an FTDI library. The thread always reads 120 000 bytes at a time so that after decoding, the App displays approximately 20 000 samples each cycle. This ensures that the plotted waveform does not expand or contract in the horizontal direction, which improves the user's experience.

The decoding function decodes the six-byte COBS packets into pairs of voltage and current samples. The main decoding loop is described in the code below.

```

...
'outer: while src_index + PACKET_SIZE < end
    && dst_index < channels.voltage1.len()
{
    // Packet error: offset byte not in [1, 5] or packet not delimited
    // with 0
    if self.rx_buf[src_index] == 0
        || self.rx_buf[src_index] >= PACKET_SIZE as u8
        || self.rx_buf[src_index + PACKET_SIZE - 1] != 0
    {
        // Find the next 0 and continue from there
    } else {
        let packet = &self.rx_buf[src_index..(src_index + PACKET_SIZE)];
        let mut block = packet[0] - 1;
        // Two bytes of packet overhead
        let mut decoded: [u8; PACKET_SIZE - 2] = [0; PACKET_SIZE - 2];
        let mut decoded_index = 0;

        // Note: the packet index is just the decoded_index + 1 (skip
        //         the first offset byte)
        // Example packet: 01 02 22 02 44 00
        // Decodes to:      00 22 00 44
        while decoded_index < decoded.len() {
            if block > 0 {
                decoded[decoded_index] = packet[decoded_index + 1];
            } else {
                decoded[decoded_index] = 0;
                block = packet[decoded_index + 1];
            }
            decoded_index += 1;
            block -= 1;
        }

        // Map digital values with 4096 discrete levels to samples
        channels.voltage1[dst_index] =
            (((decoded[3] as u16) << 4) | decoded[2] as u16) as f64
            * 3.3 / 4095.0;
        channels.current1[dst_index] =
            (((decoded[1] as u16) << 4) | decoded[0] as u16) as f64
            * 3.3 / 4095.0 - 1.5) * (1.0 / 0.09);
        src_index += PACKET_SIZE;
        dst_index += 1;
    }
}
...

```

The full USB Manager code is provided in Appendix H.2.

3.3.2 The Controller

The Controller thread copies samples from the USB Buffers to the App Buffers. If enabled by the user, it also performs rising edge triggering and/or frequency spectrum analysis on the samples. The triggering algorithm uses hysteresis to find the first rising edge while ignoring rising edges from noise. It does this by setting the hysteresis to 25% of the signal peak-to-peak so that only larger rising edges are triggered on [8].

Triggering is done on both the voltage and current channels with separate thresholds provided by the user.

The triggering function is provided below.

```
/// Returns position of first rising edge based on threshold
fn hysteresis_trigger(src: &[f64], trigger: f64) -> usize {
    // Hysteresis width as fraction of peak to peak
    const HYSTERESIS_WIDTH: f64 = 0.25;
    let mut max_val = f64::MIN;
    let mut min_val = f64::MAX;
    for &val in src.iter() {
        max_val = f64::max(max_val, val);
        min_val = f64::min(min_val, val);
    }
    let hysteresis = (max_val - min_val) * HYSTERESIS_WIDTH;

    // Trigger when signal first falls below 'trigger - hysteresis'
    // and then rises above trigger
    let first_lower = src.iter().position(|&val| val < trigger -
        hysteresis);
    if let Some(lower_idx) = first_lower {
        let first_higher = src[lower_idx..].iter().position(
            |&val| val >= trigger);
        if let Some(higher_idx) = first_higher {
            return lower_idx + higher_idx;
        }
    }
    // Don't trigger if it failed
    0
}
```

Spectrum analysis is performed using the spectrum-analyzer library. The provided function takes the sample data, sample rate, desired frequency range, and an optional scaling function and returns a FrequencySpectrum struct. This struct contains an array of frequency/magnitude tuples, which can

be passed to the App to be displayed.

The full Controller code is provided in Appendix H.3 and includes the trigger and spectrum analysis procedures.

3.3.3 The App

`egui` is a simple and fast GUI library written entirely in Rust [2]. It is an immediate mode GUI, which means that the UI is refreshed at approximately sixty frames per second and does not require any event handlers. This makes it ideal for writing simple and highly interactive UIs quickly as it eliminates the need for complex callbacks, UI objects, or state storage. `egui` was chosen to implement the front end for TeachEE instead of JavaScript to avoid the overhead of message passing.

The function below adds and manages a pair of offset/scale sliders, and is an example of the simplicity of the `egui` library. This function is called three times to add the three pairs of sliders shown in Figure 9.

```
fn offset_scale_sliders(
    ui: &mut Ui,
    offset: &mut f64,
    o_range: RangeInclusive<f64>,
    scale: &mut f64,
    s_range: RangeInclusive<f64>,
) {
    ui.columns(2, |uis| {
        uis[0].label("Offset");
        uis[0].add(Slider::new(offset, o_range).clamp_to_range(false));
        uis[1].label("Scale");
        uis[1].add(
            Slider::new(scale, s_range)
                .clamp_to_range(false)
                .logarithmic(true),
        );
    });
}
```

The App stores two structs: an `AppData` and a `UIControls`. `AppData` stores the App Buffers, trigger thresholds, and frequency spectrum enable, and is shared with the Controller thread. `UIControls` stores

the current UI state set by the user, e.g., offsets, scaling, trigger thresholds, and spectrum analysis enable/disable.

TeachEE implements several features reflected in the UI, including:

1. Individual channel scaling and offsetting (both horizontal and vertical)
2. Rising edge triggering with user-provided thresholds
3. Signal plotting with cursor and various navigation options
4. Plotting of signals in the frequency domain
5. Exporting plotted signals to a CSV file
6. Ability to turn individual channels on and off

Figure 9 shows all of TeachEE's features in use at the same time.




Figure 9: Example screenshot showcasing all UI features

The full App code is provided in Appendix H.4 and contains the UI implementation.

4 Testing, Evaluation & Verification

The testing and validation of TeachEE consisted of testing the hardware/PCB, FPGA, and software subsystems.

The following subsections cover each subsystem of TeachEE in full detail. Testing was performed in an iterative manner for all subsystems: a design component was tested in both isolation and integration after being implemented to ensure that it was implemented and integrated correctly.

4.1 PCB Verification

The PCB verification process was broken up into physical inspection of the board and functional testing.

The PCBs were both fabricated and assembled by an external vendor. Upon receiving the fully assembled TeachEE units, the following physical inspection steps were taken.

4.1.1 Physical Inspection and Acceptance Testing

1. Microscope examination of the PCB. Looking at each solder joint to identify any cold or weak links, tombstoning etc.
2. Assembly BOM check. Examine the components populated on the board. Ensure nothing was missed and make sure that components that were not supposed to be populated are left blank, as per the instructions to the vendor.
3. Solder the linear voltage regulator in for power on testing. This was not populated initially because it is through-hole. Through-hole components are expensive to assemble so they were done by hand for this project.
4. Basic electrical check. Use a DMM to check for any short circuits between the power rails and ground.

5. Power on TeachEE via the USB Mini port. Verify that all LEDs turn on and that the voltage regulator is outputting the correct voltage. Check for heat around the board indicating a possible short circuit.

Figures 10 and 11 are the front and back of the PCB respectively. These photos were provided by the vendor and provide a clear picture of the boards at the point of delivery and inspection. Figure 12 is a closeup of the area around the USB FIFO as this was a high density area in the PCB layout.




Figure 10: PCB Front Side After Delivery




Figure 11: PCB Back Side After Delivery




Figure 12: Close up of the FIFO on the PCB

4.1.2 Functional Testing

All three assembled PCBs passed these inspection checks. Next, functional testing was done on the three units. The functional tests are as follows.

1. Plug TeachEE to a computer via the USB Mini connector. Open the FTDI Utility to check if the USB FIFO is detected. Ensure that the EEPROM can be read and that the USB device descriptor can be changed to TeachEE. After making the EEPROM change, unplug the device and plug back in. Check that the USB device is detected with the right descriptor information. This descriptor is used by the desktop software to identify the USB device as the oscilloscope.
2. Use the `reader.py` script found in Appendix G to set the FT232HQ on TeachEE to synchronous data transmission mode 40.
3. After setting the device to synchronous mode, connect an oscilloscope to the FT232HQ clock test point on the PCB. Verify that a 60 MHz clock is supplied to the FPGA. The waveform should be a triangle wave. A screen capture of the clock waveform is given in Figure 13. The triangle wave is not ideal but the FPGA locks to it successfully nonetheless.




Figure 13: FT232HQ Clock Output Waveform

All three PCBs passed the functional tests enumerated above. At this point, all parts omitted from the assembly process were soldered onto the PCB. This included all through-hole components on the board except for the voltage regulator, which was soldered earlier for the power-up test. Through-hole parts were omitted from the assembly order to keep costs low. Moreover, due to the chip shortage, the hall effect current sensor had to be purchased separately and soldered manually. The through-hole parts that were soldered manually included all the pin headers for the FPGA, BNC connectors for the oscilloscope probes, and through-hole test points. To protect the PCB from any conductive surfaces or ESD, M3 standoff screws were installed into all the mounting holes. After this final assembly step, the PCB was ready for software and FPGA development. The FPGA module can be installed into the pin header and flashed. A fully assembled TeachEE is shown in Figure 14.




Figure 14: Final Assembled TeachEE

4.2 FPGA Verification

FPGA code testing was a continuous process taking place throughout the development cycle. SystemVerilog modules are tested and verified using “testbenches”. Testbenches are modules that wrap around the module to be tested and modulate the input signals through a variety of test cases designed by the programmer. Example testbenches can be found in Appendix D.6 and D.7 respectively.

The verification of the code takes place on a per-module basis using one testbench per module. This includes complex modules such as the packetizer, but also simple modules that wrap AXIS interfaces. This allows each module to be evaluated and verified independently of one another, ensuring easy integration into the broader TeachEE codebase.

Initially, testbenches were made up of a finite state machine that applied different inputs to the module, with the outputs being manually inspected by the developer in ModelSim. These initial testbenches are shown in Appendix D.6. As the FPGA development process continued, it quickly became difficult to manually inspect simulation waveforms due to the large number of outputs and multi-cycle operations. An example of one of the larger waveforms that needed to be manually inspected is shown in Figure 15.




Figure 15: Example ModelSim Waveform from a Packetizer Module

4.2.1 Verification Automation With VUnit

To speed up testbench development and debugging, an automated testing framework, VUnit, was introduced.

VUnit provides macros within SystemVerilog to make assertions on the values of registers and wires [9].

An example of a SystemVerilog testbench written for use with VUnit is given in Appendix D.7. This greatly

improved development speed as checks were automated and manual inspection was no longer required,

except for specific debugging tasks. Moreover, VUnit also allows testbenches to be specified in a Python script. These Python scripts specify the dependencies and source files needed to run the test as well. To run a testbench, it is as simple as running the corresponding Python script so long as the simulation tool (ModelSim) and VUnit package is installed. Each VUnit testbench has an accompanying Python file. A Python testbench example is provided in Appendix F.

Another significant benefit of using VUnit is that it makes the testbenches easily callable from a command line interface (CLI). In order to further automate the testing, Continuous Integration (CI) was added to the TeachEE code repository. The TeachEE code is hosted in a GitHub repository [10]. GitHub provides a tool called Actions which can be used to run automated scripts on new code changes introduced to the repository in pull requests [11]. Since the VUnit testbenches are easily callable from a script, a GitHub Actions script was introduced to run all the testbenches on each pull request. The full source code is provided in Appendix E. The script installs ModelSim and Vunit, then runs the testbenches, reporting any errors automatically when new code is pushed. This ensured that new code did not break compatibility with older modules.

4.2.2 Hardware Simulation with BFM

In many cases, additional supporting modules were needed to test a specific module. Examples of this are the `ft232h`, `xadc_drp_axis_adapter`, and `hsadc_axis_adapter`. Since all of these modules were designed to interact with the interface of a physical component on the PCB, mock interfaces were needed to test the module. These device mocks are called “Board Functional Models” or BFMs. Each BFM is designed to respond in the same way to input as the actual device itself. Of course, the BFM has no real data to return so the data coming back will often be a preset value or known pattern. The BFMs are written as finite state machines built to emulate the timing diagrams provided by the manufacturer for a specific part. Usually, they are more limited in their scope compared to the full device interface to limit the potential for bugs. For example, `ft232h_bfm` only implements the write interface of the FT232HQ as the USB

reads are not used in TeachEE. The main problem with BFM is that they can produce bugs of their own. However, if the BFM is correct, then a module interacting with the hardware modeled by the BFM should work exactly as expected on the physical PCB. An example BFM that mocks the interface of the XADC is given in Appendix D.5.

4.2.3 FPGA Bugs and Solutions

During the FPGA and hardware verification process, the most difficult bugs were at the intersection of the PCB hardware and FPGA. Specifically, bringing up the FT232HQ and transmitting data proved difficult. The main reason for this is that without the USB FIFO up and running, there is little visibility into the FPGA firmware beyond the on-status LEDs and JTAG debugger. As a result, it was extraordinarily difficult to distinguish whether an issue was hardware or FPGA related. Eventually, it was discovered that an error in the state machine caused the `ft232h` module to start sending data before the chip was ready to accept it, leading to lost bytes or no bytes at all. After resolving this misunderstanding of the device interface, it was discovered that the data was being received but bytes were still missing. After probing the test points on the USB FIFO using an external oscilloscope, it was discovered that data is sent for one extra cycle after the USB FIFO stops accepting data, leading to dropped bytes. This was not a misunderstanding of the device function, but rather a misuse of asynchronous assignments in the code.

After resolving the dropped bytes and building a reliable channel, testing the remaining modules in hardware was far simpler as the output of such modules could be fed directly to the connected computer and evaluated.

Aside from Data Integrity, power-on race conditions proved an issue for the FPGA design. Since the design is dependent on an external clock generated by the USB FIFO, the data transmission often did not start up correctly if the clock was not received in a timely manner during the boot sequence. The clock was not available immediately since the device first had to be set to synchronous mode by the software to produce the clock. This issue was resolved by probing the clock output pin of the FT232HQ during start-up and

triggering on the first clock edge. Once the source of the problem was established, a clever use of the locked output of the PLL was used to hold all modules in reset until the clock becomes available.

4.3 Software Verification

Overall software validation was done throughout the development life cycle using two tools. The first tool was a mock bytestream generator that populates the channel buffers with sawtooth waves. The generator simulates data arriving from the hardware and allowed developers to test Controller and App functionality without TeachEE hardware. This greatly increased development flexibility as the developers could write code and immediately test it remotely. For example, the trigger functionality correctness was verified with these mock bytestreams rather than the hardware. The mock bytestream code is provided in Appendix H.2.3. The second tool was an automated GitHub Action script run on every branch that builds the software, checks code formatting, and runs a linter to catch common mistakes. This tool ensured that code merged to the main branch was written with good style and did not introduce any build errors. This script is provided in Appendix H.5.

4.3.1 Design Iteration

Severe performance issues were encountered while implementing the initial software design described in Section 2.3. The frame rate of the UI was limited to approximately ten frames per second. This issue was caused by high levels of mutex contention: the USB Manager thread would repeatedly acquire the mutex, thereby starving the App thread. Because threads did not take turns, they could overwrite new data or read stale data. The new implementation addressed these concerns by using monitors to prevent redundant read/writes and limit contention, and runs at an average of fifty frames per second. These frame rates were measured using instrumentation code run in the UI update function. The code is provided below.

```
...
self.counter += 1;
if self.start.elapsed() > Duration::from_secs(1) {
```

```

println!("{}", self.counter);
self.counter = 0;
self.start = Instant::now();
}
...

```

The triggering functionality also underwent design iteration. The initial triggering algorithm used a moving average sliding window as the noise mitigation strategy. It required that the average of the last `WINDOW_SIZE` samples be less than the currently analyzed sample, in addition to requiring that the currently analyzed sample be greater than the trigger threshold. The sliding window iterator is shown below.

```

const WINDOW_SIZE: usize = 10;
let mut sum: f64 = src[lower_idx..(lower_idx + WINDOW_SIZE)].iter().sum();
// Iterate over all windows of size WINDOW_SIZE + 1. The first WINDOW_SIZE
// samples are used to calculate the average value of previous samples,
// which is then compared to the last sample. This is done to find a
// rising edge while attempting to filter out noise.
let first_higher = src[lower_idx..]
    .windows(WINDOW_SIZE + 1)
    .position(|window| {
        let val = *window.last().unwrap();
        val >= trigger && sum / (WINDOW_SIZE as f64) < val || {
            // Update sliding window.
            sum += val;
            sum -= *window.first().unwrap();
            false
        }
    });

```

Although this algorithm functioned well, it produced slightly unstable waveforms and did not consistently trigger at the exact same position on every iteration of a signal. Furthermore, concerns were made about the validity of the algorithm and the team wanted a more conventional implementation. These issues led to the research and implementation of the current hysteresis-based triggering algorithm described in Section 3.3.2.

4.3.2 Feature Testing

Every implemented feature was rigorously tested before proceeding with new features. For example, the packet decoding functionality was tested using bytestreams redirected from the hardware to a file. Because the voltage and current values from the file were known, they could be compared to the voltage and current values after being decoded by the software algorithm. This verified that the packets were being decoded correctly and that the bytes were mapped to the right voltage/current values. Additionally, assertions were used to alert the team of any unexpected packet errors. These assertions led to the discovery of the packet encoding problem described in Section 4.2.3. They also prompted additional decoder error handling as the bytestream channel was found to not be completely reliable.

Software bugs were also discovered during testing of the frequency spectrum analysis feature. The library provided spectrum analysis function produced frequencies twice that of signals generated using a lab signal generator. This factor-of-two error was ultimately determined to be caused by an incorrect sample rate assumption in software. Although the hardware was indeed sampling at 1 MSPS, the sample rate per channel with two channels was actually 500 kSPS. This correction fixed both the FFT functionality and the plots' time scales.

5 Project Planning and Budgeting

The following table lists the original milestones associated with this project.

Table 3: Milestones

No.	Milestone	Due date	Responsible Member(s)
1	Design and order PCB	Week 4	Ethan
2	Create skeleton of application	Week 11	Tim
3	Submit blueprint report	Week 11	All members
4	Verify PCB is functional	Week 12	Ethan
5	Read values from USB driver	Week 13	Tim and John
6	Create basic UI and waveform display	Week 14	Eric
7	FPGA programming	Week 16	Ethan
8	Implement oscilloscope triggering	Week 16	John
9	Implement CSV exporting and all UI functionality	Week 17	Eric
10	Testing of application	Week 18	Tim, Eric, and John
11	Testing of PCB	Week 18	Ethan
12	Testing of complete system	Week 20	All members
13	Open House	Week 22	
14	Final deliverable	Week 23	
15	Final project report	Week 24	All members

Many milestones were completed earlier than planned; in particular, the full FPGA and UI work were completed between weeks 12 and 13, and basic triggering was implemented in week 15. Due to the severe software performance issues described in Section 4.3.1, developing a new design became the top priority. This slightly delayed some less important UI work, but all required functionality was completed by week 19. Furthermore, many stretch goals were achieved, including reading from four concurrent channels, advanced triggering, and frequency spectrum analysis. Also, minimal testing was required near the end of the timeline as most issues were solved during development through iterative testing.

Table 4 breaks down the cost of the PCB fabrication and assembly as quoted by the supplier. The supplier contracted for TeachEE is Bittele (7PCB). Bittele takes care of both the fabrication and soldering of the PCBs. Moreover, Bittele takes the generated output from the EDA software (Altium) and procures all the parts directly to their facility. The procurement cost is expanded in the budget table with the major functional components on the PCB. An exhaustive list is not included as there are hundreds of miscellaneous resistors, capacitors, and inductors with marginal cost.

A full unit of the PCB cost \$80 less than the target budget. This left additional budget to purchase replacement

components and cover unexpected expenses. Two additional backup boards were ordered in case the main board failed. Fortunately, the team did not encounter any hardware failures during the course of the project and therefore did not require any replacing of the board or its components. The full BOM for the PCB is provided in Appendix C.

Table 4: TeachEE Bill of Materials

Item / Part Number	Supplier	Cost (CAD)
PCB Fabrication	Bittele	\$104.37
PCB Total BOM Procurement	Bittele	\$126.67
Major Components (Included in cost above)		
AD9288BSTZ-40 ADC	Digi-Key	\$14.70
AD8138ARZ-R7 ADC Driver	Digi-Key	\$26.85
FT232HQ-REEL USB FIFO	Digi-Key	\$6.41
ACS720KLATR-15AB-T Current Sensor	Digi-Key	\$9.81
PCB Assembly	Bittele	\$289.76
Total		\$520.80
Budget Remaining		\$79.20

6 Stakeholder Needs

6.0.1 Features and Quality

In the online electrical engineering labs during the pandemic, an electronics professor noticed issues with the kits provided to students. There was a general lack of quality and brittleness which caused students to require replacement kits. Additionally, the oscilloscopes and signal generators had few protections against extraneous inputs, resulting in students accidentally breaking their tools when incorrectly connected. At a functional level, the oscilloscopes were missing critical features: they were single channel and had no ability to measure current or perform frequency domain analysis.

Beyond the lab kits, the archaic design of a typical oscilloscope can be improved upon. Rather than rotating physical knobs to adjust the display, it is more intuitive to interact with the application like you would any other: through the interface of a computer application. This benefits novice engineers that are unfamiliar

with traditional oscilloscopes' interfaces.

TeachEE addresses these stakeholder needs. The application is intuitive to use, with the ability to click and drag to adjust the waveform display, as well zooming via mouse scroll. It can also intuitively display the spatial and time domain of signals at the same time.

6.0.2 Safety

As was mentioned in Section 4.3, the software has been thoroughly tested to ensure stability for users. In particular, the choice of Rust in the presence of complex threading models yields a high degree of confidence that undefined behaviour is avoided. Given that TeachEE can export CSV files onto the host computer, this opens a vector of damage. If these precautions were not taken then there is the possibility that TeachEE enters an invalid state and writes to the user's computer in an undesirable way.

A computer can be damaged through the USB port by devices such as "USB Killers" [12]. Since TeachEE works with high voltage and current, it is important to ensure protection of the user's computer during operation. The computer is protected from backflow by diodes in the voltage regulator. Additionally, on the device itself, the AFE clamps voltages that are too high.

6.0.3 Manufacturing Cost

The viability of manufacturing TeachEE at scale is promising due to the current design's significant drop in unit cost at increased volume. At scales greater than 100 units, the team estimates that the cost-per-unit could drop as low as \$250. This reduction in cost provides an opportunity for competitive pricing compared to the PicoScope® 4000, a USB oscilloscope with similar specifications to TeachEE. The manufacturers' price for a PicoScope® 4000 starts at \$930, indicating a potential profit of up to 272% if the TeachEE were sold at scale for \$930 per unit [13]. These figures suggest that TeachEE could be a viable product with the potential for a good return on investment.

7 Compliance with System Requirements

The following tables outline the target hardware and software specifications of this project. The hardware and software specification evaluations are given in Tables 5 and 6 below, and show that the prototype meets or exceeds the specifications in all areas.

Table 5: Hardware Specification Evaluation

Specification	Target Value	Achieved?	Comments
Voltage Input Bandwidth	100 kHz	Yes	Ultimately 500 kHz of bandwidth was achieved through the low speed ADC and 20 MHz through the high speed ADC.
Current Input Bandwidth	100 kHz	Yes	This bandwidth matches the hall effect sensor.
Measurable Current Range	−15 A to 15 A	Yes	Matches the specification of the sensor.
Measurable Voltage Range	0 V to 3.3 V	Yes	This was achieved in both XADC and HSADC channels.
Number of Current Input Channels	1	Yes	
Number of Voltage Input Channels	1	Yes	Two additional voltage channels were added using the HSADC.
Power Input Voltage Rating	5 V	Yes	USB voltage is used as supply and the regulator is tolerant up to 12 V.
Power Current Consumption Rating	500 mA	Yes	Current draw has not exceeded 500 mA in any operation setting.
Voltage Sample Rate	1 MSPS	Yes	The XADC can sample at 1 MSPS and HSADC can sample at 40 MSPS.
Current Sample Rate	1 MSPS	Yes	
PCB Thickness	1.6 mm	Yes	Thickness was exactly 1.6 mm in a four-layer stackup.
PCB Dimensions	$\pm 400 \text{ mm}^2$	Yes	The tolerance given is less than the final size of the PCB.
Voltage Sample Error	$\pm 20 \%$	Yes	Values match almost exactly to the Rigol scope in the Sci '65 lab through empirical testing.
Current Sample Error	$\pm 20 \%$	Yes	Current readings match a DMM within this tolerance.

Table 6: Software Specification Evaluation

Specification	Achieved?	Comments
The software shall be able to modify the horizontal and vertical scales of the plot.	Yes	Multiple plot navigation methods, including touch screen and trackpad compatibility. Triggering algorithm was exceptionally stable.
The software shall be able to modify the trigger voltage.	Yes	
The application shall be deployable to Windows, macOS, and Linux.	Yes	
The software shall be able to capture voltage samples and export them to a CSV file.	Yes	
The software shall receive samples via the FTDI 232 in synchronous mode.	Yes	
The software shall be able to render waveforms at a rate of 30 Hz on screen.	Yes	Achieved 50 Hz with final design.

8 Conclusions & Recommendations

Developing TeachEE provided the team with several valuable technical lessons, including the value of using Rust for applications requiring high performance and concurrency. Rust’s focus on memory safety and zero-cost abstractions makes it an ideal choice for building high-performance systems with low-level control. The team found that Rust enabled them to write code that was both safe and efficient, allowing them to achieve the necessary performance requirements for the TeachEE prototype. Overall, the team believes that Rust was a key factor in the success of the TeachEE project, and they plan to continue using it for future projects that require high performance and concurrency.

Another key lesson learned is to avoid assuming ideal specifications for hardware components, for example, assuming ideal speeds for USB 2, which were not achievable in practice. Such assumptions led to unexpected issues in the prototype. As a result, adjustments needed to be made to accommodate the actual capabilities of the components. This experience taught the team the importance of conducting thorough research on the specifications of hardware components and testing them under realistic conditions.

In conclusion, the team considers the TeachEE prototype to be a success and are proud to have met or

exceeded all the product requirements. If TeachEE were to be launched as a product, it could potentially create lasting impact on the field of engineering by reducing the barrier of entry for aspiring electrical engineers. TeachEE's low cost makes it more accessible to students and hobbyists who may not have access to expensive laboratory equipment (see Section 6). By providing an affordable tool for learning and experimentation, TeachEE can help to democratize access to electrical engineering education and enable a more diverse range of individuals to engage with the discipline. For these reasons, the team believes further development in products like TeachEE is worthwhile.

9 Overall Team Effort


The following table quantifies the percentage effort each team member expended on all aspects of the project.


Table 7: Team Effort Table	
Name	Effort Expended %
Ethan Peterson	TODO
Eric Yang	TODO
Timothy Morland	TODO
John Giorshev	TODO


References

- [1] S. Gallagher and J. Palmer, “The pandemic pushed universities online. the change was long overdue.” *Harvard Business Review*, Sep 2020. [Online]. Available: <https://hbr.org/2020/09/the-pandemic-pushed-universities-online-the-change-was-long-overdue>
- [2] E. Ernerfeldt, “egui,” 2023. [Online]. Available: <https://docs.rs/egui/latest/egui/>
- [3] AMBA 4 AXI4-stream protocol specification. [Online]. Available: <https://developer.arm.com/documentation/ih0051/a/Introduction/About-the-AXI4-Stream-protocol>
- [4] A. Forencich, “Verilog AXI stream components readme,” original-date: 2014-11-06T00:17:52Z. [Online]. Available: <https://github.com/alexforencich/verilog-axi>
- [5] Consistent overhead byte stuffing (COBS). Section: programming. [Online]. Available: <https://blog.mbedded.ninja/programming/serialization-formats/consistent-overhead-byte-stuffing-cobs/>
- [6] AMBA AXI and ACE protocol specification version e. [Online]. Available: <https://developer.arm.com/documentation/ih0022/e/AMBA-AXI3-and-AXI4-Protocol-Specification>
- [7] Keysight 54600 series: What is MegaZoom and what does it do for me? - technical support knowledge center open. [Online]. Available: <https://edadocs.software.keysight.com/kkbopen/keysight-54600-series-what-is-megazoom-and-what-does-it-do-for-me-588261941.html>
- [8] N. Instruments, “Hysteresis,” 2023. [Online]. Available: <https://www.ni.com/docs/en-US/bundle/ni-elvis-iii-using-instruments/page/hysteresis.html>
- [9] VUnit: a test framework for HDL — VUnit documentation. [Online]. Available: <https://vunit.github.io/>
- [10] E. Peterson, E. Yang, T. Morland, and J. Giorshv. teachee-capstone/teachee: Monolithic repository for our TeachEE capstone! [Online]. Available: <https://github.com/teachee-capstone/teachee>
- [11] Features • GitHub actions. [Online]. Available: <https://github.com/features/actions>
- [12] L. Armasu, “Usb killer 2 shows that most usb-enabled devices are vulnerable to power surge attacks,” 2023. [Online]. Available: <https://www.tomshardware.com/news/usb-killer-2.0-power-surge-attack,32669.html>
- [13] “Oscilloscope | Pico Technology.” [Online]. Available: <https://www.picotech.com/products/oscilloscope>


Appendix A Schematics










Title		
Size	Number	Revision
A4		
Date:	11-12-2022	Sheet of
File:	C:\Users\...\USB_FIFO.SchDoc	Drawn By:




Title		
Size	Number	Revision
A4		
Date:	11-12-2022	Sheet of
File:	C:\Users\...\POWER.SchDoc	Drawn By:







Appendix B PCB Layout



Appendix C PCB Bill of Materials

Designator	QTY	Description	Comment	Footprint	Part Number
C1, C2, C37, C48	4	CAP CER 10UF 10V X5R 0402	10 μ F	CAP 0402_1005	CL05A106MP8NUB8
C3	1	CAP CER 1UF 10V X7S 0402	1 μ F	CAP 0402_1005	GRM155C71A105KE11D
C4, C11, C16, C17, C18, C19, C20, C21, C22, C24, C26, C29, C30, C38, C39, C40, C41, C42, C43, C44, C45, C46, C47, C50_AFE_CHANNEL_A, C50_AFE_CHANNEL_B, C52_AFE_CHANNEL_A, C52_AFE_CHANNEL_B, C53_AFE_CHANNEL_A, C53_AFE_CHANNEL_B	29	CAP CER 0.1UF 50V X5R 0402	0.1 μ F	CAP 0402_1005	CGA2B3X5R1H104M050BB
C5, C12, C32, C34	4	CAP CER 0.1UF 10V X7R 0402	0.1 μ F	CAP 0402_1005	0402ZC104KAT2A
C6	1	CAP CER 10UF 16V X5R 1206	10 μ F	CAP 1206_3216 - 0.8MM	EMK316BJ106MD-T
C7	1	CAP CER 10UF 35V X6S 0805	10 μ F	CAP 0805_2012	GRM21BC8YA106KE11L
C8, C15, C23, C25	4	CAP CER 4.7UF 16V X5R 0402	4.7 μ F	CAP 0402_1005	CL05A475MO5NUNC
C9, C27, C28	3	CAP CER 20PF 25V NP0 0402	20pF	CAP 0402_1005	04023U200JAT2A

Designator	QTY	Description	Comment	Footprint	Part Number
C10	1	CAP MLCC 0.01UF 100V X7R 0402	10000 pF	CAP 0402_1005	HMK105B7103KVHFE
C13, C14	2	CAP CER 36PF 100V NP0 0603	36pF	CAP 0603_1608	06031A360JAT2A
C31	1	CAP CER 1UF 16V X7R 0603	1 µF	CAP 0603_1608	C0603C105K4RACAUTO
C33, C35	2	CAP CER 0603 4.7NF 16V X7R 10%	4700 pF	CAP 0603_1608	C0603C472K4RECAUTO
C51_AFE_CHANNEL_A, C51_AFE_CHANNEL_B	2	CAP CER 15PF 25V C0G/NP0 0603	15 pF	CAP 0603_1608	C0603C150J3GACAUTO
D1, D3	2	LED SMD	Blue	LED 1206_3216 BLUE	APTL3216QBC/D-01
D2, D5	2	LED SMD	Green	LED 1206_3216 GREEN	APTL3216ZGCK-01
FB1, FB2, FB3	3	FERRITE BEAD 33 OHM 0201 1LN	33 Ohms @ 100 MHz	FER 0201_0603	MMZ0603F330CT000
J1, J3, J4	3	Jack BNC Connector, 1 Position, Height 16.26 mm, Tail Length 6.35 mm, -55 to 85 degC, RoHS, Tube	5227699-2		5227699-2
J2	1	CONN RCPT MINI USB B 5POS SMD RA			10033526-N3212LF

Designator	QTY	Description	Comment	Footprint	Part Number
R1, R2	2	RES SMD 10 OHM 0.1% 1/10W 0603	10 Ohms	RES 0603_1608	CRT0603-BY-10R0ELF
R3, R6, R13	3	RES 220 OHM 1% 1/8W 0402	220 Ohms	RES 0402_1005	CRGP0402F220R
R4	1	RES SMD 330 OHM 5% 1/16W 0402	330 Ohms	RES 0402_1005	AC0402JR-07330RL
R5	1	1206 40 AMP JUMPER	0 Ohms	RES 1206_3216	JR1206X40E
R7	1	RES SMD 12K OHM 0.1% 1/16W 0402	12 kOhms	RES 0402_1005	CPF0402B12KE1
R8, R9, R10, R11, R17, R18, R19, R21, R32, R33, R34	11	RES 10K OHM 0.1% 1/10W 0402	10 kOhms	RES 0402_1005	RP73PF1E10KBTD
R12	1	RES 1.8K OHM 1% 1/16W 0402	1.8 kOhms	RES 0402_1005	RC0402FR-071K8L
R14	1	RES SMD 100K OHM 0.1% 1/16W 0402	100 kOhms	RES 0402_1005	CPF0402B100KE
R15, R46	2	RES SMD 0 OHM JUMPER 1/2W 0603	0 Ohms	RES 0603_1608	5110
R22	1	RES SMD 75 OHM 1% 1/10W 0603	75 Ohms	RES 0603_1608	AC0603FR-0775RL
R26	1	RES 24 OHM 1% 1/16W 0402	24 Ohms	RES 0402_1005	RC0402FR-0724RL

Designator	QTY	Description	Comment	Footprint	Part Number
R27, R28, R29	3	RES 1M OHM 1% 1/16W 0402	1 MOhms	RES 0402_1005	RMCF0402FT1M00
R36_AFE_CHANNEL_A, R36_AFE_CHANNEL_B	2	RES SMD 523 OHM 0.1% 1/16W 0402	523 Ohms	RES 0402_1005	ERA-2ARB5230X
R37_AFE_CHANNEL_A, R37_AFE_CHANNEL_B, R40_AFE_CHANNEL_A, R40_AFE_CHANNEL_B, R41_AFE_CHANNEL_A, R41_AFE_CHANNEL_B	6	RES SMD 500 OHM 0.05% 1/10W 0603	500 Ohms	RES 0603_1608	TNPU0603500RAZEN00
R39_AFE_CHANNEL_A, R39_AFE_CHANNEL_B, R43_AFE_CHANNEL_A, R43_AFE_CHANNEL_B	4	RES 50 OHM 5% 1/8W 0603	50 Ohms	RES 0603_1608	CH0603-50RJNTA
R42_AFE_CHANNEL_A, R42_AFE_CHANNEL_B	2	RES SMD 4.02K OHM 1% 1/10W 0603	4.02 kOhms	RES 0603_1608	AC0603FR-074K02L
R44_AFE_CHANNEL_A, R44_AFE_CHANNEL_B	2	RES SMD 1K OHM 1% 1/10W 0603	1 kOhms	RES 0603_1608	AA0603FR-071KL
R45_AFE_CHANNEL_A, R45_AFE_CHANNEL_B	2	RES 25 OHM 0.1% 1/20W 0402	25 Ohms	RES 0402_1005	FC0402E25R0BST0
S1	1	SWITCH PUSH SPST-NO 0.4VA 28V			AB11AH-HA
TP1, TP2, TP3, TP4, TP5, TP9, TP24, TP25, TP26, TP45, TP46, TP47, TP48, TP50, TP51, TP52, TP53, TP54, TP55, TP56	20	Test Point, 1 Position SMD, RoHS, Tape and Reel	5019	KSTN5019	5019
U1	1	IC HS USB TO UART/FIFO 48QFN	FT232	QFN-48	FT232HQ-REEL

Designator	QTY	Description	Comment	Footprint	Part Number
U2	1	Dual 8-Bit AD Converter with Parallel Interface, 40MSPS, -40 to +85 degC, ST-48, Pb-Free, Tray		ST-48M	AD9288BSTZ-40
U3_AFE_CHANNEL_A, U3_AFE_CHANNEL_B	2	IC ADC DRIVER 8SOIC	AD8138	R-8-IPC_A	AD8138ARZ-R7
U5	1	Fixed Low Drop Positive Voltage Regulator, 3.3V, 3-Pin TO-220	LD1117	TO220	LD1117V33C
U6	1	2K, 128x16-bit, 2.5V Microwire Serial EEPROM, 8-Pin SOIC 150mil, Commercial Temperature, Tape and Reel	93LC56	SOIC8	93LC56BT/SN
U7	1	CURRENT SENSOR	ACS720		ACS720KLATR-15AB-T
Y1	1	CRYSTAL 12.0000MHZ 20PF SMD	12 MHz	ABLS	ABLS-12.000MHZ-20-B-3-H-T

Appendix D TeachEE SystemVerilog RTL Code

This appendix contains all the SystemVerilog RTL files in the TeachEE project. Each subsection corresponds to the files in a particular folder of the GitHub repository.

D.0.1 TeachEE Main Project Top Level Module

```
1  `default_nettype none
2  `timescale 1ns / 1ps
3
4  import xadc_drp_package::*;
5
6  module teachee (
7      input  var logic cmmod_osc, // 12 MHz provided on the CMOD
8      input  var logic ftdi_clk, // 60 MHz provided by the FTDI
9
10     // FTDI Control Interface
11     input  var logic ftdi_rxf_n,
12     input  var logic ftdi_txe_n,
13
14     output var logic ftdi_rd_n,
15     output var logic ftdi_wr_n,
16     output var logic ftdi_siwu_n,
17     output var logic ftdi_oe_n,
18
19     output var logic[7:0] ftdi_data,
20
21     // High Speed ADC IO Interface
22     output var logic hsadc_a_enc,
23     input  var logic[7:0] hsadc_a,
24
25     output var logic hsadc_b_enc,
26     input  var logic[7:0] hsadc_b,
27
28     // CMOD IO Declarations
29     input  var logic[1:0] btn,
30     output var logic[1:0] led,
31
32     input  var logic[1:0] xa_n,
33     input  var logic[1:0] xa_p,
34
35     // TeachEE IO Declarations
36     output var logic[1:0] teachee_led,
37     inout wire[5:0] spare_pin
38 );
39     // Spare pin 0 = s1
40     // spare pin 1 = s2
41     // spare pin 4 = dfs
42
43     var logic locked;
44     var logic sys_clk;
45     var logic reset;
46
```

```

47  assign reset = !locked;
48
49  assign sys_clk = clk_100;
50
51  var logic clk_100;
52  var logic clk_50;
53  var logic clk_25;
54  var logic clk_20;
55  var logic clk_10;
56
57  teachee_pll teachee_pll_ip_inst (
58      // Clock out ports
59      .clk_100(clk_100),      // output clk_100
60      .clk_50(clk_50),       // output clk_50
61      .clk_25(clk_25),       // output clk_25
62      .clk_20(clk_20),       // output clk_20
63      .clk_10(clk_10),       // output clk_10
64
65      // Status and control signals
66      .reset(0), // input reset
67      .locked(locked),       // output locked
68
69      // Clock in ports
70      .cmod_osc(cmod_osc)    // input cmod_osc
71  );
72
73  hsadc_interface hsadc_ctrl ();
74  assign hsadc_a_enc = hsadc_ctrl.channel_a_enc;
75  assign hsadc_ctrl.channel_a = hsadc_a;
76
77  assign hsadc_b_enc = hsadc_ctrl.channel_b_enc;
78  assign hsadc_ctrl.channel_b = hsadc_b;
79
80  assign hsadc_ctrl.s1 = spare_pin[0];
81  assign hsadc_ctrl.s2 = spare_pin[1];
82  assign hsadc_ctrl.dfs = spare_pin[4];
83
84  axis_interface #(
85      .DATA_WIDTH(2 * XADC_DRP_DATA_WIDTH)
86  ) xadc_sample_channel (
87      .clk(sys_clk),
88      .rst(reset)
89  );
90
91  axis_interface #(
92      .DATA_WIDTH(16)
93  ) hsadc_sample_channel (
94      .clk(sys_clk),

```

```

95         .rst(reset)
96     );
97
98     axis_interface #(
99         .DATA_WIDTH(8)
100     ) hsadc_usb_axis (
101         .clk(sys_clk),
102         .rst(reset)
103     );
104
105     axis_interface #(
106         .DATA_WIDTH(8)
107     ) xadc_usb_axis (
108         .clk(sys_clk),
109         .rst(reset)
110     );
111
112     ft232h_usb_fifo (
113         .ftdi_clk(ftdi_clk),
114
115         .ftdi_rxf_n(ftdi_rxf_n),
116         .ftdi_txe_n(ftdi_txe_n),
117
118         .ftdi_rd_n(ftdi_rd_n),
119         .ftdi_wr_n(ftdi_wr_n),
120         .ftdi_siwu_n(ftdi_siwu_n),
121         .ftdi_oe_n(ftdi_oe_n),
122
123         .ftdi_adbus(ftdi_data),
124
125         // Programmer AXIS Interface
126         // CHANGE THIS BASED ON WHETHER YOU WANT TO USE XADC OR HSADC
127         .sys_axis(xadc_usb_axis.Sink)
128     );
129
130     xadc_drp_addr_t xadc_daddr;
131     var logic xadc_den;
132
133     var logic xadc_drdy;
134     var logic[XADC_DRP_DATA_WIDTH-1:0] xadc_do;
135     var logic xadc_eos;
136
137     xadc_drp_axis_single_stream xadc_drp_axis_adapter_inst (
138         .xadc_dclk(sys_clk),
139         .xadc_reset(reset),
140
141         // DRP and Conversion Signals
142         .xadc_daddr(xadc_daddr),

```

```

143     .xadc_den(xadc_den),
144     .xadc_drdy(xadc_drdy),
145     .xadc_do(xadc_do),
146
147     .xadc_eos(xadc_eos),
148
149     .sample_stream(xadc_sample_channel.Source)
150 );
151
152 xadc_teachee xadc_teachee_inst (
153     // Clock and Reset
154     .dclk_in(sys_clk),          // input wire dclk_in
155     .reset_in(reset),          // input wire reset_in
156
157     // DRP interface
158     .di_in(0),                  // input wire [15 : 0] di_in
159     .daddr_in(xadc_daddr),      // input wire [6 : 0] daddr_in
160     .den_in(xadc_den),          // input wire den_in
161     .dwe_in(0),                 // input wire dwe_in
162     .drdy_out(xadc_drdy),       // output wire drdy_out
163     .do_out(xadc_do),           // output wire [15 : 0] do_out
164
165     // Dedicated analog input channel (we do not use this)
166     .vp_in(0),                  // input wire vp_in
167     .vn_in(0),                  // input wire vn_in
168
169     // analog input channels, vaux4 is pin 15 = VIOUT of current
170     // ↪ sensor
171     // vaux12 is pin 16 = low speed voltage channel.
172     .vauxp4(xa_p[0]),           // input wire vauxp4
173     .vauxn4(xa_n[0]),           // input wire vauxn4
174     .vauxp12(xa_p[1]),          // input wire vauxp12
175     .vauxn12(xa_n[1]),          // input wire vauxn12
176
177     // conversion status signals
178     .channel_out(),             // output wire [4 : 0] channel_out
179     .eoc_out(),                 // output wire eoc_out
180     .alarm_out(),               // output wire alarm_out
181     .eos_out(xadc_eos),         // output wire eos_out
182     .busy_out()                 // output wire busy_out
183 );
184
185 // Configure HSADC AXI Streamer
186 hsadc_axis_wrapper hsadc (
187     .sample_clk(clk_10),
188     .stream_clk(sys_clk),
189     .reset(reset),

```

```

190         .hsadc_ctrl_signals(hsadc_ctrl.Sink),
191         .sample_stream(hsadc_sample_channel.Source)
192     );
193
194     cobs_axis_adapter_wrapper #(
195         .S_DATA_WIDTH(16),
196         .M_DATA_WIDTH(8)
197     ) hsadc_packetizer (
198         .original_data(hsadc_sample_channel.Sink),
199         .encoded_data(hsadc_usb_axis.Source)
200     );
201
202     cobs_axis_adapter_wrapper #(
203         .S_DATA_WIDTH(2 * XADC_DRP_DATA_WIDTH),
204         .M_DATA_WIDTH(8)
205     ) xadc_packetizer (
206         .original_data(xadc_sample_channel.Sink),
207         .encoded_data(xadc_usb_axis.Source)
208     );
209
210     always_comb begin
211         // Set one of these depending on which stream is being sent
212         // xadc_sample_channel.tready = 1;
213         // xadc_usb_axis.tready = 1;
214
215         hsadc_sample_channel.tready = 1;
216         hsadc_usb_axis.tready = 1;
217
218     end
219
220 endmodule
221
222 `default_nettype wire
223

```

D.1 AXIS

D.1.1 axis_adapter_wrapper.sv

```

1  `timescale 1ns / 1ps
2  `default_nettype none
3
4  module axis_adapter_wrapper #(
5      // Input AXIS Data width
6      parameter S_DATA_WIDTH = 8,
7      parameter M_DATA_WIDTH = 8,
8      parameter ID_ENABLE = 1,
9      parameter DEST_ENABLE = 1,

```

```

10     parameter USER_ENABLE = 1
11 ) (
12     axis_interface.Sink original_data,
13     axis_interface.Source modified_width_data
14 );
15
16     // assumption that both streams are in the same clock domain
17     axis_adapter #(
18         .S_DATA_WIDTH(S_DATA_WIDTH),
19         .M_DATA_WIDTH(M_DATA_WIDTH),
20         .ID_ENABLE(ID_ENABLE),
21         .DEST_ENABLE(DEST_ENABLE),
22         .USER_ENABLE(USER_ENABLE)
23         // .S_KEEP_ENABLE(0)
24         // .M_KEEP_ENABLE(0)
25     ) width_adapter (
26         .clk(original_data.clk),
27         .rst(original_data.rst || modified_width_data.rst),
28
29         // AXI INPUT
30         .s_axis_tdata(original_data.tdata),
31         .s_axis_tkeep(original_data.tkeep),
32         .s_axis_tvalid(original_data.tvalid),
33         .s_axis_tready(original_data.tready),
34         .s_axis_tlast(original_data.tlast),
35         .s_axis_tid(original_data.tid),
36         .s_axis_tdest(original_data.tdest),
37         .s_axis_tuser(original_data.tuser),
38
39         // AXI OUTPUT
40         .m_axis_tdata(modified_width_data.tdata),
41         .m_axis_tkeep(modified_width_data.tkeep),
42         .m_axis_tvalid(modified_width_data.tvalid),
43         .m_axis_tready(modified_width_data.tready),
44         .m_axis_tlast(modified_width_data.tlast),
45         .m_axis_tid(modified_width_data.tid),
46         .m_axis_tdest(modified_width_data.tdest),
47         .m_axis_tuser(modified_width_data.tuser)
48     );
49 endmodule
50
51 `default_nettype wire
52

```

D.1.2 axis_async_fifo_wrapper.sv

```

1  `timescale 1ns / 1ps
2  `default_nettype none

```

```

3
4  module axis_async_fifo_wrapper #(
5      parameter DEPTH = 2,
6      parameter DATA_WIDTH = 8,
7      parameter USER_WIDTH = 1,
8      parameter ID_WIDTH = 8,
9      parameter DEST_WIDTH = 8,
10     parameter KEEP_WIDTH = (DATA_WIDTH+7)/8,
11     parameter KEEP_ENABLE = 0
12 ) (
13     axis_interface.Sink sink,
14     axis_interface.Source source
15 );
16
17     axis_async_fifo #(
18         .DEPTH(DEPTH),
19         .DATA_WIDTH(DATA_WIDTH),
20         .USER_WIDTH(USER_WIDTH),
21         .ID_WIDTH(ID_WIDTH),
22         .DEST_WIDTH(DEST_WIDTH),
23         .KEEP_WIDTH(KEEP_WIDTH),
24
25         // Propagate the unused signals
26         .ID_ENABLE(1),
27         .DEST_ENABLE(1),
28         .KEEP_ENABLE(KEEP_ENABLE)
29     ) tx_fifo (
30         // AXI Stream Input
31         .s_clk(sink.clk),
32         .s_rst(sink.rst),
33         .s_axis_tdata(sink.tdata),
34         .s_axis_tvalid(sink.tvalid),
35         .s_axis_tready(sink.tready),
36         .s_axis_tlast(sink.tlast),
37         .s_axis_tid(sink.tid),
38         .s_axis_tdest(sink.tdest),
39         .s_axis_tuser(sink.tuser),
40         .s_axis_tkeep(sink.tkeep),
41
42         // AXI Stream Output
43         .m_clk(source.clk),
44         .m_rst(source.rst),
45         .m_axis_tdata(source.tdata),
46         .m_axis_tvalid(source.tvalid),
47         .m_axis_tready(source.tready),
48         .m_axis_tlast(source.tlast),
49         .m_axis_tid(source.tid),
50         .m_axis_tdest(source.tdest),

```

```

51         .m_axis_tuser(source.tuser),
52         .m_axis_tkeep(source.tkeep)
53     );
54
55
56
57 endmodule
58
59 `default_nettype wire

```

D.1.3 axis_interface.sv

```

1  `default_nettype none
2  `timescale 1ns / 1ps
3
4  interface axis_interface #(
5      parameter DATA_WIDTH = 8,
6      parameter USER_WIDTH = 1,
7      parameter ID_WIDTH = 8,
8      parameter DEST_WIDTH = 8,
9      parameter KEEP_WIDTH = (DATA_WIDTH+7)/8
10 ) (
11     input var logic clk,
12     input var logic rst
13 );
14
15     logic[DATA_WIDTH-1:0] tdata;
16     logic tvalid;
17     logic tready;
18
19     // Drive these to default values if unused.
20     logic tlast;
21     logic[ID_WIDTH-1:0] tid;
22     logic[USER_WIDTH-1:0] tuser;
23     logic[DEST_WIDTH-1:0] tdest;
24     logic[KEEP_WIDTH-1:0] tkeep;
25
26     // Default Values
27     // tlast = 1
28     // tkeep = 1
29     // tid = 0
30     // tuser = 0
31     // tdest = 0
32
33
34     modport Source (
35         input clk, rst,
36         output tdata, tkeep, tvalid, tlast, tid, tdest, tuser,

```

```

37         input tready
38
39     );
40
41     modport Sink (
42         input clk, rst,
43         input tdata, tkeep, tvalid, tlast, tid, tdest, tuser,
44         output tready
45     );
46
47     endinterface //axis_interface
48
49     `default_nettype wire

```

D.2 COBS

D.2.1 cobs_axis_adapter_wrapper.sv

```

1  `timescale 1ns / 1ps
2  `default_nettype none
3
4  // This wrapper uses the axis width and cobs encoders wrappers to adapt
   ↪ a stream
5  // to a smaller size and then cobs encode it
6
7  module cobs_axis_adapter_wrapper #(
8      parameter S_DATA_WIDTH = 8,
9      parameter M_DATA_WIDTH = 8,
10     parameter ID_ENABLE = 1,
11     parameter DEST_ENABLE = 1,
12     parameter USER_ENABLE = 1
13 ) (
14     axis_interface.Sink original_data,
15     axis_interface.Source encoded_data
16 );
17
18     // note that we will use the same clock as this is a synchronous
   ↪ module
19     axis_interface #(
20         .DATA_WIDTH(M_DATA_WIDTH)
21     ) modified_width_data (
22         .clk(original_data.clk),
23         .rst(original_data.rst)
24     );
25
26     axis_adapter_wrapper #(
27         .S_DATA_WIDTH(S_DATA_WIDTH),
28         .M_DATA_WIDTH(M_DATA_WIDTH),

```

```

29         .ID_ENABLE(ID_ENABLE),
30         .DEST_ENABLE(DEST_ENABLE),
31         .USER_ENABLE(USER_ENABLE)
32     ) axis_width_adapter (
33         .original_data(original_data),
34         .modified_width_data(modified_width_data)
35     );
36
37     // Now feed the width adapter output directly into the COBS wrapper
38     cobs_encode_wrapper cobs_encoder (
39         .raw_stream(modified_width_data.Sink),
40         .encoded_stream(encoded_data)
41     );
42
43     // ila_1 your_instance_name (
44     //     .clk(original_data.clk), // input wire clk
45
46     //     .probe0(original_data.tdata), // input wire [15:0] probe0
47     //     .probe1(original_data.tkeep), // input wire [15:0] probe1
48     //     .probe2(original_data.tdest), // input wire [15:0] probe2
49     //     .probe3(original_data.tuser), // input wire [15:0] probe3
50     //     .probe4(modified_width_data.tuser), // input wire [15:0]
51     //         ↪ probe4
52     //     .probe5(modified_width_data.tdata), // input wire [15:0]
53     //         ↪ probe5
54     //     .probe6(modified_width_data.tkeep), // input wire [15:0]
55     //         ↪ probe6
56     //     .probe7(modified_width_data.tdest), // input wire [15:0]
57     //         ↪ probe7
58     //     .probe8(original_data.tvalid), // input wire [0:0] probe8
59     //     .probe9(original_data.tready), // input wire [0:0] probe9
60     //     .probe10(original_data.tlast), // input wire [0:0] probe10
61     //     .probe11(modified_width_data.tvalid), // input wire [0:0]
62     //         ↪ probe11
63     //     .probe12(modified_width_data.tready), // input wire [0:0]
64     //         ↪ probe12
65     //     .probe13(modified_width_data.tlast), // input wire [0:0]
66     //         ↪ probe13
67     //     .probe14(0), // input wire [0:0] probe14
68     //     .probe15(0), // input wire [0:0] probe15
69     //     .probe16(0), // input wire [0:0] probe16
70     //     .probe17(0), // input wire [0:0] probe17
71     //     .probe18(0), // input wire [0:0] probe18
72     //     .probe19(0), // input wire [0:0] probe19
73     //     .probe20(0), // input wire [0:0] probe20
74     //     .probe21(0), // input wire [0:0] probe21
75     //     .probe22(0), // input wire [0:0] probe22
76     //     .probe23(0), // input wire [0:0] probe23

```

```

70      //      .probe24(0), // input wire [0:0]  probe24
71      //      .probe25(0), // input wire [0:0]  probe25
72      //      .probe26(0), // input wire [0:0]  probe26
73      //      .probe27(0), // input wire [0:0]  probe27
74      //      .probe28(0), // input wire [0:0]  probe28
75      //      .probe29(0), // input wire [0:0]  probe29
76      //      .probe30(0), // input wire [0:0]  probe30
77      //      .probe31(0) // input wire [0:0]  probe31
78      // );
79
80  endmodule
81
82  `default_nettype wire

```

D.2.2 cobs_encode_wrapper.sv

```

1  `default_nettype none
2  `timescale 1ns / 1ps
3  // Wrapper module to fit the cobs encoder library module to our
   ⇨ interface
4
5  module cobs_encode_wrapper (
6      axis_interface.Sink raw_stream, // Raw byte stream
7      axis_interface.Source encoded_stream // Cobs encoded bytes
8  );
9      axis_cobs_encode cobs_encoder (
10         .clk(raw_stream.clk),
11         .rst(raw_stream.rst),
12
13         // AXI input
14         .s_axis_tdata(raw_stream.tdata),
15         .s_axis_tvalid(raw_stream.tvalid),
16         .s_axis_tready(raw_stream.tready),
17         .s_axis_tlast(raw_stream.tlast),
18         .s_axis_tuser(raw_stream.tuser),
19
20         // AXI Output
21         .m_axis_tdata(encoded_stream.tdata),
22         .m_axis_tvalid(encoded_stream.tvalid),
23         .m_axis_tready(encoded_stream.tready),
24         .m_axis_tlast(encoded_stream.tlast),
25         .m_axis_tuser(encoded_stream.tuser)
26     );
27  endmodule
28
29  `default_nettype none

```

D.3 FT232H

D.3.1 ft232h.sv

```
1  `default_nettype none
2  `timescale 1ns / 1ps
3
4  import ft232h_package::*;
5
6  module ft232h (
7      input var logic ftdi_clk,
8
9      // Control Inputs
10     input var logic ftdi_rxf_n,
11     input var logic ftdi_txe_n,
12
13     // Control Outputs
14     output var logic ftdi_rd_n,
15     output var logic ftdi_wr_n,
16     output var logic ftdi_siwu_n,
17     output var logic ftdi_oe_n,
18
19     // Data Bus
20     output var logic[7:0] ftdi_adbus,
21
22     // Programmer AXIS Interface
23     axis_interface.Sink sys_axis
24 );
25
26 // Define states for the device
27 typedef enum int {
28     INIT,
29     AWAIT_USB_HOST,
30     SEND_TO_USB_HOST
31 } ftdi_state_t;
32
33 ftdi_state_t state;
34
35 // AXIS stream we will write to the FT232H
36 axis_interface ftdi_axis (
37     .clk(ftdi_clk),
38     .rst(0)
39 );
40 assign ftdi_adbus = ftdi_axis.tdata;
41
42 axis_async_fifo_wrapper #(
43     .DEPTH(FT232H_AXIS_ASYNC_FIFO_DEPTH),
44     .DATA_WIDTH(FT232H_AXIS_ASYNC_FIFO_DATA_WIDTH)
```

```

45     ) fpga_to_host_fifo (
46         .sink(sys_axis),
47         .source(ftdi_axis.Source)
48     );
49
50     // AXI Stream consumer state machine that sends data to FTDI
51     always_ff @(posedge ftdi_axis.clk) begin
52         // Run the control state machine here
53         case (state)
54             INIT: begin
55                 // Init signals into disabled state
56                 ftdi_rd_n <= 1;
57                 ftdi_wr_n <= 1;
58                 ftdi_siwu_n <= 1;
59                 ftdi_oe_n <= 1;
60
61                 state <= AWAIT_USB_HOST;
62             end
63             AWAIT_USB_HOST: begin
64                 if (!ftdi_txe_n && ftdi_axis.tvalid) begin
65                     ftdi_wr_n <= 0;
66                     ftdi_axis.tready <= 1;
67                     state <= SEND_TO_USB_HOST;
68                 end
69             end
70             SEND_TO_USB_HOST: begin
71                 ftdi_wr_n <= 1;
72                 ftdi_axis.tready <= 0;
73                 state <= AWAIT_USB_HOST;
74                 // If we fail the send condition. roll back to await
75                 ↳ state
76                 // if ((!ftdi_txe_n && ftdi_axis.tvalid &&
77                 ↳ ftdi_axis.tready)) begin
78                 //     ftdi_wr_n <= 1;
79                 //     ftdi_axis.tready <= 0;
80                 //     state <= AWAIT_USB_HOST;
81                 // end
82             end
83             default: state <= INIT;
84         endcase
85     end
86
87     `default_nettype wire

```

D.3.2 ft232h_bfm.sv

```
1  `default_nettype none
2  `timescale 1ns / 1ps
3
4  import ft232h_package::*;
5
6  // Tx only BFM for FT232H in FT245 Synchronous mode.
7  // Bit mode 0x40
8  module ft232h_bfm (
9      output var logic clk,
10
11      output var logic rxf_n,
12      output var logic txe_n,
13
14      input var logic rd_n,
15      input var logic wr_n,
16      input var logic siwu_n,
17      input var logic oe_n,
18      input var logic rst_n,
19
20      // Set to input for simplicity
21      // Since this is a write only BFM
22      input var logic[7:0] data,
23
24      // PC Side fake output
25      output var logic[7:0] tdata,
26      output var logic tvalid,
27      input var logic tready
28  );
29
30  initial begin
31      clk = 0;
32  end
33
34  always begin
35      #8.333
36      clk = ~clk;
37  end
38
39  logic s_axis_tready;
40  axis_fifo #(
41      .DEPTH(FT232H_BFM_AXIS_FIFO_DEPTH)
42  ) tx_fifo (
43      // Clock and reset
44      .clk(clk),
45      .rst(~rst_n),
46
```

```

47         // Input Side of FIFO
48         .s_axis_tdata(data),
49         .s_axis_tvalid(~wr_n),
50         .s_axis_tready(s_axis_tready),
51
52         // Output Side of FIFO
53         .m_axis_tdata(tdata),
54         .m_axis_tvalid(tvalid),
55         .m_axis_tready(tready)
56     );
57     // handle inversion of ready signal to reflect ftdi chip
58     assign txe_n = ~s_axis_tready;
59
60 endmodule
61
62 `default_nettype wire

```

D.3.3 ft232h_package.sv

```

1  `default_nettype none
2
3  package ft232h_package;
4      parameter FT232H_AXIS_ASYNC_FIFO_DEPTH = 64;
5      parameter FT232H_AXIS_ASYNC_FIFO_DATA_WIDTH = 8;
6
7      parameter FT232H_BFM_AXIS_FIFO_DEPTH = 2;
8  endpackage
9
10 `default_nettype wire

```

D.4 HSADC

D.4.1 hsadc_axis_wrapper.sv

```

1  `default_nettype none
2  `timescale 1ns / 1ps
3
4  /*
5
6  This module will consume samples from both channels of the highspeed
   → ADC and
7  output a single 16-bit AXI stream. This stream can then be compressed
   → into a
8  byte stream using some of the other existing utilities in the
   → repository for
9  stream manipulation.
10
11  */
12

```

```

13 module hsadc_axis_wrapper (
14     input var logic sample_clk,
15     input var logic stream_clk,
16     input var logic reset,
17
18     hsadc_interface hsadc_ctrl_signals,
19     axis_interface.Source sample_stream
20 );
21
22 typedef enum int {
23     HSADC_INIT,
24     HSADC_COLLECT,
25     HSADC_AXIS_STORE,
26     HSADC_IDLE
27 } hsadc_axis_wrapper_state_t;
28
29 hsadc_axis_wrapper_state_t state = HSADC_INIT;
30
31 axis_interface #(
32     .DATA_WIDTH(16)
33 ) hsadc_axis (
34     .clk(sample_clk),
35     .rst(reset)
36 );
37
38 axis_async_fifo_wrapper #(
39     .DEPTH(256),
40     .DATA_WIDTH(16),
41     .KEEP_ENABLE(0)
42 ) hsadc_sample_fifo (
43     .sink(hsadc_axis.Sink),
44     .source(sample_stream)
45 );
46
47 // mirror channel A encode signal onto channel B so we can get data
48 // ↪ from
49 // each aligned at the same time.
50 assign hsadc_ctrl_signals.channel_b_enc =
51     ↪ hsadc_ctrl_signals.channel_a_enc;
52
53 var logic [31:0] cycle_counter = 0;
54 always_ff @(posedge sample_clk) begin
55     case (state)
56         HSADC_INIT: begin
57             // Set the ADC into data alignment mode between channel
58             // ↪ A and B
59             hsadc_ctrl_signals.s1 <= 1;
60             hsadc_ctrl_signals.s2 <= 0;

```

```

58
59      // Two's comp output format
60      hsadc_ctrl_signals.dfs <= 1;
61
62      // Configure encode pins
63      hsadc_ctrl_signals.channel_a_enc <= 0;
64
65      // Start awaiting data
66      state <= HSADC_COLLECT;
67  end
68  HSADC_COLLECT: begin
69      // effective sampling at 1 MSPS
70      // Only count to 8 instead of 10 since two cycles are
71      //   spent storing
72      if (cycle_counter == 8) begin
73          cycle_counter <= 0;
74          hsadc_ctrl_signals.channel_a_enc <= 1;
75          state <= HSADC_IDLE;
76      end else begin
77          cycle_counter <= cycle_counter + 1;
78      end
79  end
80  HSADC_IDLE: begin
81      // immediately drop the clock back low
82      hsadc_ctrl_signals.channel_a_enc <= 0;
83
84      // load up data to be sent into the FIFO
85      hsadc_axis.tdata[15:8] <= hsadc_ctrl_signals.channel_a;
86      hsadc_axis.tdata[7:0] <= hsadc_ctrl_signals.channel_b;
87      hsadc_axis.tvalid <= 1;
88
89      // transition to AXIS Store
90      state <= HSADC_AXIS_STORE;
91  end
92  HSADC_AXIS_STORE: begin
93      if (hsadc_axis.tvalid && hsadc_axis.tready) begin
94          hsadc_axis.tvalid <= 0;
95
96          // transition back into collection state
97          state <= HSADC_COLLECT;
98      end
99  end
100 endcase
101
102 // Set default values for the unused AXIS signals
103 always_comb begin
104     hsadc_axis.tlast = 1;

```

```

105         hsadc_axis.tkeep = '1;
106         hsadc_axis.tid = '0;
107         hsadc_axis.tuser = '0;
108         hsadc_axis.tdest = '0;
109     end
110 endmodule
111
112 `default_nettype none
113

```

D.4.2 hsadc_bfm.sv

```

1  `default_nettype none
2  `timescale 1ns / 1ps
3
4  module hsadc_bfm (
5      hsadc_interface hsadc_ctrl_signals
6  );
7      var logic [7:0] counter = 0;
8      always_ff @(posedge hsadc_ctrl_signals.channel_a_enc) begin
9          hsadc_ctrl_signals.channel_a <= counter;
10         hsadc_ctrl_signals.channel_b <= counter;
11
12         counter <= counter + 1;
13     end
14 endmodule
15
16 `default_nettype none
17

```

D.4.3 hsadc_interface.sv

```

1  `default_nettype none
2  `timescale 1ns / 1ps
3
4  interface hsadc_interface;
5      var logic channel_a_enc;
6
7      var logic[7:0] channel_a;
8
9      var logic channel_b_enc;
10     var logic[7:0] channel_b;
11
12     var logic s1;
13     var logic s2;
14     var logic dfs;
15
16     modport Source (

```

```

17         output channel_a, channel_b,
18         input channel_a_enc, channel_b_enc, s1, s2, dfs
19     );
20
21     modport Sink (
22         input channel_a, channel_b,
23         output channel_a_enc, channel_b_enc, s1, s2, dfs
24     );
25
26     endinterface // hsadc_interface
27
28     `default_nettype wire
29

```

D.5 Xilinx XADC

D.5.1 xadc_bfm.sv

```

1  `default_nettype none
2  `timescale 1ns / 1ps
3
4  import xadc_drp_package::*;
5
6  // Read only BFM for the XADC in the CMOD A7 35T This module mocks the
7  // status signals provided by the xilinx IP wizard. It is assumed that
8  // wizard was set to convert channels 4 and 12 continuously. NOTE: this
9  // triggers the EOS signal, it will need to be revised if single
10 // conversions are
11 // used.
12 module xadc_bfm (
13     // Clock and reset
14     input var logic dclk_in,
15     input var logic reset_in,
16
17     // DRP Interface
18     input var logic[XADC_DRP_DATA_WIDTH-1:0] di_in, // DRP Data In
19     input var logic[XADC_DRP_AXIS_ADDR_WIDTH-1:0] daddr_in, // DRP reg
20     // address in
21     input var logic den_in, // DRP read enable
22     input var logic dwe_in, // DRP write enable (not used in this bfm)
23     output var logic drdy_out, // rising edge when data is on the
24     // output bus
25     output var logic[XADC_DRP_DATA_WIDTH-1:0] do_out,
26
27     // Dedicated Analog Input channel (not used)

```

```

25     input var logic vp_in,
26     input var logic vn_in,
27
28     // Analog input channels. In the real module we will connect these
29     ↪ to the
30     // pins where the analog voltage is. However, in the BFM they can
31     ↪ be left
32     // disconnected as we will generate fake conversions
33     input var logic vauxp4,
34     input var logic vauxn4,
35     input var logic vauxp12,
36     input var logic vauxn12,
37
38     // Conversion status signals
39     output var logic[4:0] channel_out,
40     output var logic eoc_out, // Indicates end of an ADC conversion
41
42     // Logical OR of all alarms in the xadc peripheral. I disable all
43     ↪ of these
44     // so it should never go high.
45     output var logic alarm_out,
46     // Indicates end of a sequence of conversions. In this case, goes
47     ↪ high after
48     // both channels 4 and 12 have been sampled.
49     output var logic eos_out,
50     output var logic busy_out // busy flag indicating a conversion in
51     ↪ progress
52 );
53
54 typedef enum int {
55     INIT,
56     IDLE,
57     PULSE_EOS,
58     AWAIT_READ_REQUEST,
59     READ_WAIT_CYCLE, // DRP will not have data right away so we
60     ↪ will waste a cycle here
61     PREP_READ_DATA, // Select the correct output data based on the
62     ↪ address input
63     SHOW_READ_DATA
64 } xadc_bfm_state_t;
65
66 xadc_bfm_state_t state;
67
68 // Internal registers for fake data samples
69 var logic[XADC_DRP_DATA_WIDTH-1:0] vaux4_conv;
70 var logic[XADC_DRP_DATA_WIDTH-1:0] vaux12_conv;
71 var logic[XADC_DRP_DATA_WIDTH-1:0] conv_value; // Changes between
72 ↪ vaux4 and vaux12 depending on address given.

```

```

65
66 always_ff @(posedge dclk_in) begin
67     if (reset_in) begin
68         state <= INIT;
69     end else begin
70         case (state)
71             INIT: begin
72                 // Set initial states for outputs and then
73                 ↪ transition into
74                 // operating mode
75                 drdy_out <= 0;
76                 do_out <= 16'h00_00;
77                 channel_out <= 5'b00000;
78                 eoc_out <= 0;
79                 eos_out <= 0;
80                 alarm_out <= 0;
81                 busy_out <= 0;
82
83                 // Set internal registers
84                 vaux12_conv <= 255;
85                 vaux4_conv <= 127;
86                 conv_value <= 0;
87
88                 // Proceed to next state
89                 state <= IDLE;
90             end
91             IDLE: begin
92                 // set eos pulse for the next cycle and transition
93                 eos_out <= 1;
94                 state <= PULSE_EOS;
95             end
96             PULSE_EOS: begin
97                 // Hold the EOS high for one cycle
98                 eos_out <= 0;
99                 state <= AWAIT_READ_REQUEST;
100             end
101             AWAIT_READ_REQUEST: begin
102                 if (den_in) begin
103                     // check the address provided and load the
104                     ↪ conversion reg
105                     // TODO: These addresses should come from an
106                     ↪ include
107                 if (daddr_in == XADC_DRP_ADDR_CURRENT_CHANNEL)
108                     ↪ begin
109                     // if we are reading the current sensor
110                     conv_value <= vaux4_conv;
111                 end else if (daddr_in ==
112                     ↪ XADC_DRP_ADDR_VOLTAGE_CHANNEL) begin

```

```

108         conv_value <= vaux12_conv;
109     end else begin
110         $display("Unknown Address provided");
111     end
112     state <= READ_WAIT_CYCLE;
113 end
114 end
115 READ_WAIT_CYCLE: state <= PREP_READ_DATA;
116 PREP_READ_DATA: begin
117     // Set ready and data_output signals
118     drdy_out <= 1;
119     do_out <= conv_value;
120     state <= SHOW_READ_DATA;
121 end
122 SHOW_READ_DATA: begin
123     drdy_out <= 0;
124     do_out <= 0;
125     state <= IDLE;
126 end
127 endcase
128 end
129 end
130
131 endmodule
132
133 `default_nettype wire

```

D.5.2 xadc_drp_axis_adapter.sv

```

1  `default_nettype none
2  `timescale 1ns / 1ps
3
4  import xadc_drp_package::*;
5
6  module xadc_drp_axis_adapter (
7      // Xilinx XADC IP Interface (Only putting through the required
7      ↪ signals)
8      input var logic xadc_dclk,
9      input var logic xadc_reset,
10
11      // DRP Interface and Conversion Signals
12      output xadc_drp_addr_t xadc_daddr,
13      output var logic xadc_den,
14      input var logic xadc_drdy,
15      input var logic[XADC_DRP_DATA_WIDTH-1:0] xadc_do,
16      input var logic xadc_eos,
17
18      // ADC Channel AXI Streams

```

```

19     axis_interface.Source current_monitor_channel,
20     axis_interface.Source voltage_channel
21 );
22
23 typedef enum int {
24     XADC_AXIS_INIT,
25     XADC_AXIS_AWAIT_EOS,
26     XADC_AXIS_START_DRP_VOLTAGE_READ,
27     XADC_AXIS_AWAIT_VOLTAGE_DATA,
28     XADC_AXIS_SEND_TO_VOLTAGE_FIFO,
29     XADC_AXIS_START_DRP_CURRENT_READ,
30     XADC_AXIS_AWAIT_CURRENT_DATA,
31     XADC_AXIS_SEND_TO_CURRENT_FIFO
32 } xadc_drp_axis_adapter_state_t;
33
34 xadc_drp_axis_adapter_state_t state = XADC_AXIS_INIT;
35
36 // Define AXI Stream Interfaces
37 // These interfaces will be tagged as sinks into the FIFO
38 axis_interface #(
39     .DATA_WIDTH(XADC_DRP_DATA_WIDTH)
40 ) xadc_current_axis (
41     .clk(xadc_dclk),
42     .rst(xadc_reset)
43 );
44
45 axis_interface #(
46     .DATA_WIDTH(XADC_DRP_DATA_WIDTH)
47 ) xadc_voltage_axis (
48     .clk(xadc_dclk),
49     .rst(xadc_reset)
50 );
51
52 // Create Async FIFOs
53 axis_async_fifo_wrapper #(
54     .DEPTH(XADC_DRP_AXIS_FIFO_DEPTH),
55     .DATA_WIDTH(XADC_DRP_DATA_WIDTH),
56     .KEEP_ENABLE(0)
57 ) xadc_current_fifo (
58     .sink(xadc_current_axis.Sink),
59     .source(current_monitor_channel)
60 );
61
62 axis_async_fifo_wrapper #(
63     .DEPTH(XADC_DRP_AXIS_FIFO_DEPTH),
64     .DATA_WIDTH(XADC_DRP_DATA_WIDTH),
65     .KEEP_ENABLE(0)
66 ) xadc_voltage_fifo (

```

```

67         .sink(xadc_voltage_axis.Sink),
68         .source(voltage_channel)
69     );
70
71     always_ff @(posedge xadc_dclk) begin
72         case (state)
73             XADC_AXIS_INIT: begin
74                 // Init both AXIS Sinks
75                 xadc_current_axis.tdata <= 0;
76                 xadc_current_axis.tvalid <= 0;
77
78                 xadc_voltage_axis.tdata <= 0;
79                 xadc_voltage_axis.tvalid <= 0;
80
81                 xadc_daddr <= XADC_DRP_ADDR_VOLTAGE_CHANNEL;
82                 xadc_den <= 0;
83
84                 state <= XADC_AXIS_AWAIT_EOS;
85             end
86             XADC_AXIS_AWAIT_EOS: begin
87                 if (xadc_eos) begin
88                     xadc_daddr <= XADC_DRP_ADDR_VOLTAGE_CHANNEL;
89                     xadc_den <= 1;
90
91                     state <= XADC_AXIS_START_DRP_VOLTAGE_READ;
92                 end
93             end
94             XADC_AXIS_START_DRP_VOLTAGE_READ: begin
95                 xadc_den <= 0;
96
97                 state <= XADC_AXIS_AWAIT_VOLTAGE_DATA;
98             end
99             XADC_AXIS_AWAIT_VOLTAGE_DATA: begin
100                 if (xadc_drdy) begin
101                     xadc_voltage_axis.tdata <= xadc_do;
102                     xadc_voltage_axis.tvalid <= 1;
103
104                     state <= XADC_AXIS_SEND_TO_VOLTAGE_FIFO;
105                 end
106             end
107             XADC_AXIS_SEND_TO_VOLTAGE_FIFO: begin
108                 if (xadc_voltage_axis.tready &&
109                     ↪ xadc_voltage_axis.tvalid) begin
110                     xadc_voltage_axis.tvalid <= 0;
111                     state <= XADC_AXIS_START_DRP_CURRENT_READ;
112                 end
113             end
114             XADC_AXIS_START_DRP_CURRENT_READ: begin

```

```

114         xadc_daddr <= XADC_DRP_ADDR_CURRENT_CHANNEL;
115         xadc_den <= 1;
116
117         state <= XADC_AXIS_AWAIT_CURRENT_DATA;
118     end
119     XADC_AXIS_AWAIT_CURRENT_DATA: begin
120         xadc_den <= 0;
121         if (xadc_drdy) begin
122             xadc_current_axis.tdata <= xadc_do;
123             xadc_current_axis.tvalid <= 1;
124
125             state <= XADC_AXIS_SEND_TO_CURRENT_FIFO;
126         end
127     end
128     XADC_AXIS_SEND_TO_CURRENT_FIFO: begin
129         if (xadc_current_axis.tready &&
130             ↪ xadc_current_axis.tvalid) begin
131             xadc_current_axis.tvalid <= 0;
132
133             state <= XADC_AXIS_AWAIT_EOS;
134         end
135     end
136 endcase
137 end
138
139 // Set default values for the unused AXIS signals
140 always_comb begin
141     xadc_current_axis.tlast = 1;
142     xadc_current_axis.tkeep = '1;
143     xadc_current_axis.tid = '0;
144     xadc_current_axis.tuser = '0;
145     xadc_current_axis.tdest = '0;
146
147     xadc_voltage_axis.tlast = 1;
148     xadc_voltage_axis.tkeep = '1;
149     xadc_voltage_axis.tid = '0;
150     xadc_voltage_axis.tuser = '0;
151     xadc_voltage_axis.tdest = '0;
152 end
153 endmodule
154
155 `default_nettype wire

```

D.5.3 xadc_drp_axis_single_stream.sv

```

1  `default_nettype none
2  `timescale 1ns / 1ps
3

```

```

4  import xadc_drp_package::*;
5
6  module xadc_drp_axis_single_stream (
7      // Xilinx XADC IP Interface (Only putting through the required
7      ↪ signals)
8      input var logic xadc_dclk,
9      input var logic xadc_reset,
10
11      // DRP Interface and Conversion Signals
12      output xadc_drp_addr_t xadc_daddr,
13      output var logic xadc_den,
14      input var logic xadc_drdy,
15      input var logic[XADC_DRP_DATA_WIDTH-1:0] xadc_do,
16      input var logic xadc_eos,
17
18      // ADC Channel AXI Streams
19      axis_interface.Source sample_stream
20  );
21
22      typedef enum int {
23          XADC_AXIS_INIT,
24          XADC_AXIS_AWAIT_EOS,
25          XADC_AXIS_START_DRP_VOLTAGE_READ,
26          XADC_AXIS_AWAIT_VOLTAGE_DATA,
27          XADC_AXIS_STORE_VOLTAGE_DATA,
28          XADC_AXIS_START_DRP_CURRENT_READ,
29          XADC_AXIS_AWAIT_CURRENT_DATA,
30          XADC_AXIS_SEND_TO_SAMPLE_FIFO
31      } xadc_drp_axis_adapter_state_t;
32
33      xadc_drp_axis_adapter_state_t state = XADC_AXIS_INIT;
34
35      // Define AXI Stream Interfaces
36      // These interfaces will be tagged as sinks into the FIFO
37      axis_interface #(
38          .DATA_WIDTH(2 * XADC_DRP_DATA_WIDTH)
39      ) xadc_sample_data_axis (
40          .clk(xadc_dclk),
41          .rst(xadc_reset)
42      );
43
44      // Create Async FIFOs
45      axis_async_fifo_wrapper #(
46          .DEPTH(XADC_DRP_AXIS_FIFO_DEPTH),
47          .DATA_WIDTH(2 * XADC_DRP_DATA_WIDTH),
48          .KEEP_ENABLE(0)
49      ) xadc_current_fifo (
50          .sink(xadc_sample_data_axis.Sink),

```

```

51         .source(sample_stream)
52     );
53
54     var logic [XADC_DRP_DATA_WIDTH-1:0] voltage_sample;
55     always_ff @(posedge xadc_dclk) begin
56         case (state)
57             XADC_AXIS_INIT: begin
58                 // Init both AXIS Sinks
59                 xadc_sample_data_axis.tdata <= 0;
60                 xadc_sample_data_axis.tvalid <= 0;
61
62                 xadc_daddr <= XADC_DRP_ADDR_VOLTAGE_CHANNEL;
63                 xadc_den <= 0;
64
65                 state <= XADC_AXIS_AWAIT_EOS;
66             end
67             XADC_AXIS_AWAIT_EOS: begin
68                 if (xadc_eos) begin
69                     xadc_daddr <= XADC_DRP_ADDR_VOLTAGE_CHANNEL;
70                     xadc_den <= 1;
71
72                     state <= XADC_AXIS_START_DRP_VOLTAGE_READ;
73                 end
74             end
75             XADC_AXIS_START_DRP_VOLTAGE_READ: begin
76                 xadc_den <= 0;
77
78                 state <= XADC_AXIS_AWAIT_VOLTAGE_DATA;
79             end
80             XADC_AXIS_AWAIT_VOLTAGE_DATA: begin
81                 if (xadc_drdy) begin
82                     voltage_sample <= xadc_do;
83
84                     state <= XADC_AXIS_START_DRP_CURRENT_READ;
85                 end
86             end
87             XADC_AXIS_START_DRP_CURRENT_READ: begin
88                 xadc_daddr <= XADC_DRP_ADDR_CURRENT_CHANNEL;
89                 xadc_den <= 1;
90
91                 state <= XADC_AXIS_AWAIT_CURRENT_DATA;
92             end
93             XADC_AXIS_AWAIT_CURRENT_DATA: begin
94                 xadc_den <= 0;
95                 if (xadc_drdy) begin
96
97                     ↪ xadc_sample_data_axis.tdata[XADC_DRP_DATA_WIDTH-1:0]
98                     ↪ <= xadc_do;

```

```

97         xadc_sample_data_axis.tdata[2*XADC_DRP_DATA_WIDTH -
98         ↪ 1:XADC_DRP_DATA_WIDTH] <= voltage_sample;
99         xadc_sample_data_axis.tvalid <= 1;
100
101         state <= XADC_AXIS_SEND_TO_SAMPLE_FIFO;
102     end
103     end
104     XADC_AXIS_SEND_TO_SAMPLE_FIFO: begin
105         if (xadc_sample_data_axis.tready &&
106         ↪ xadc_sample_data_axis.tvalid) begin
107             xadc_sample_data_axis.tvalid <= 0;
108
109             state <= XADC_AXIS_AWAIT_EOS;
110         end
111     end
112     endcase
113 end
114
115 // Set default values for the unused AXIS signals
116 always_comb begin
117     xadc_sample_data_axis.tlast = 1;
118     xadc_sample_data_axis.tkeep = '1;
119     xadc_sample_data_axis.tid = '0;
120     xadc_sample_data_axis.tuser = '0;
121     xadc_sample_data_axis.tdest = '0;
122 end
123 endmodule
124
125 `default_nettype wire

```

D.5.4 xadc_drp_package.sv

```

1  `default_nettype none
2
3  package xadc_drp_package;
4      parameter XADC_DRP_DATA_WIDTH = 16;
5      parameter XADC_DRP_AXIS_FIFO_DEPTH = 128;
6      parameter XADC_DRP_AXIS_ADDR_WIDTH = 7;
7
8      parameter XADC_DRP_SAMPLE_MSB_IDX = 15;
9      parameter XADC_DRP_SAMPLE_LSB_IDX = 4;
10
11      typedef enum logic[XADC_DRP_AXIS_ADDR_WIDTH-1:0] {
12          XADC_DRP_ADDR_CURRENT_CHANNEL = 7'h14,
13          XADC_DRP_ADDR_VOLTAGE_CHANNEL = 7'h1c
14      } xadc_drp_addr_t;
15  endpackage
16

```

```
17 `default_nettype wire
18
```

D.5.5 xadc_packetizer.sv

```
1  `default_nettype none
2  `timescale 1ns / 1ps
3
4  import xadc_drp_package::*;
5
6  // This module will consume data from the XADC Channel FIFOs. The
   ↪ module will
7  // convert the two 16 bit streams into a single 8 bit stream. The 8 bit
   ↪ stream
8  // will contain header bytes to indicate what channel the sample is
   ↪ coming from.
9  // This stream will then be fed into a COBS encoder module which will
   ↪ feed the
10 // 8-bit USB fifo.
11
12 module xadc_packetizer (
13     // NOTE: this module expects that both input streams share a clock
   ↪ since
14     // they come from the same XADC
15     axis_interface.Sink voltage_channel,
16     axis_interface.Sink current_monitor_channel,
17
18     // Packet stream that can be sent to the encoder (COBS in this
   ↪ case)
19     axis_interface.Source packet_stream
20 );
21
22 // shared clock abbreviated for simplicity
23 var logic clk;
24 assign clk = voltage_channel.clk;
25
26 typedef enum int {
27     XADC_PACKETIZER_INIT,
28     XADC_PACKETIZER_LOAD_NEW_SAMPLES,
29     XADC_PACKETIZER_SEND_VOLTAGE_UPPER,
30     XADC_PACKETIZER_SEND_VOLTAGE_LOWER,
31     XADC_PACKETIZER_SEND_CURRENT_UPPER,
32     XADC_PACKETIZER_SEND_CURRENT_LOWER
33 } xadc_packetizer_state_t;
34
35 xadc_packetizer_state_t state = XADC_PACKETIZER_INIT;
36
37 axis_interface #(
```

```

38         .DATA_WIDTH(8)
39     ) raw_stream (
40         .clk(clk),
41         .rst(voltage_channel.rst || current_monitor_channel.rst)
42     );
43
44     cobs_encode_wrapper cobs_encoder (
45         .raw_stream(raw_stream.Sink),
46         .encoded_stream(packet_stream)
47     );
48
49     // Declare upper and lower byte for voltage / current
50     var logic[7:0] voltage_upper;
51     var logic[7:0] voltage_lower;
52
53     var logic[7:0] current_upper;
54     var logic[7:0] current_lower;
55
56     always_ff @(posedge clk) begin
57         case (state)
58             XADC_PACKETIZER_INIT: begin
59                 // init raw_stream signals to default states
60                 raw_stream.tlast <= 0;
61                 raw_stream.tkeep <= 1;
62                 raw_stream.tid <= 0;
63                 raw_stream.tuser <= 0;
64                 raw_stream.tdest <= 0;
65
66                 voltage_channel.tready <= 0;
67                 current_monitor_channel.tready <= 0;
68
69                 raw_stream.tvalid <= 0;
70
71                 // Tell the input streams we are ready to intake bytes
72
73                 if (voltage_channel.tvalid &&
74                     ↪ current_monitor_channel.tvalid) begin
75                     // Wait until we have valid data before starting a
76                     ↪ load
77                     voltage_channel.tready <= 1;
78                     current_monitor_channel.tready <= 1;
79
80                     state <= XADC_PACKETIZER_LOAD_NEW_SAMPLES;
81                 end
82             end
83             XADC_PACKETIZER_LOAD_NEW_SAMPLES: begin
84                 // Wait until there is both voltage and current data
85                 ↪ available

```

```

83      // Then build a packet
84      if (voltage_channel.tready && voltage_channel.tvalid &&
      ↪ current_monitor_channel.tready &&
      ↪ current_monitor_channel.tvalid) begin
85          // load the registers with the sample data
86          voltage_upper <=
      ↪ voltage_channel.tdata[XADC_DRP_SAMPLE_MSB_IDX:8];
87          voltage_lower <=
      ↪ voltage_channel.tdata[7:XADC_DRP_SAMPLE_LSB_IDX];
88
89          current_upper <=
      ↪ current_monitor_channel.tdata[XADC_DRP_SAMPLE_MSB_IDX:8];
90          current_lower <=
      ↪ current_monitor_channel.tdata[7:XADC_DRP_SAMPLE_LSB_IDX];
91
92          // The samples are only 12 bits so we are going to
      ↪ abuse the
93          // upper 4 bits to serve as packet header
94
95          // load the packet header into voltage_upper
96          // voltage_upper[15:12] <=
      ↪ XADC_PACKET_HEADER_LOW_SPEED_SAMPLE;
97
98          // Disable the tready signal and proceed to the
      ↪ next state
99          voltage_channel.tready <= 0;
100         current_monitor_channel.tready <= 0;
101
102         // enable tvalid to stream the data into raw_stream
103         raw_stream.tvalid <= 1;
104
105         // Note that we can't just use voltage_upper yet
      ↪ due to async assign
106         // Note this includes the header
107         raw_stream.tdata <=
      ↪ voltage_channel.tdata[XADC_DRP_SAMPLE_MSB_IDX:8];
108
109         state <= XADC_PACKETIZER_SEND_VOLTAGE_UPPER;
110     end
111 end
112 XADC_PACKETIZER_SEND_VOLTAGE_UPPER: begin
113     if (raw_stream.tvalid && raw_stream.tready) begin
114         // await tready to ensure the voltage upper is
      ↪ written and
115         // proceed to the next state
116
117         raw_stream.tdata <= voltage_lower;
118         state <= XADC_PACKETIZER_SEND_VOLTAGE_LOWER;

```

```

119         end
120     end
121     XADC_PACKETIZER_SEND_VOLTAGE_LOWER: begin
122         if (raw_stream.tvalid && raw_stream.tready) begin
123             // after sending lower voltage, transition and send
124             // current data
125             raw_stream.tdata <= current_upper;
126             state <= XADC_PACKETIZER_SEND_CURRENT_UPPER;
127         end
128     end
129     XADC_PACKETIZER_SEND_CURRENT_UPPER: begin
130         // NEED TO HANDLE UPPER CURRENT CASE HERE
131         if (raw_stream.tvalid && raw_stream.tready) begin
132             // load stream data with current lower byte and
133             // transition out of the state
134             raw_stream.tdata <= current_lower;
135
136             // flag to cobs encoder that this is the last byte
137             // of the packet
138             raw_stream.tlast <= 1;
139             state <= XADC_PACKETIZER_SEND_CURRENT_LOWER;
140         end
141     end
142     XADC_PACKETIZER_SEND_CURRENT_LOWER: begin
143         raw_stream.tvalid <= 0;
144
145         // indicate that we are no longer ready for data from
146         // the current and voltage stream
147         voltage_channel.tready <= 0;
148         current_monitor_channel.tready <= 0;
149         // raw_stream.tlast <= 0;
150
151         state <= XADC_PACKETIZER_INIT;
152     end
153 endcase
154 end
155 endmodule
156
157 `default_nettype none

```

D.6 Legacy Non-VUnit Testbenches

D.6.1 ft232h.bfm.tb.sv

```

1  `default_nettype none
2  `timescale 1ns / 1ps
3
4  // Test bench for the TX only BFM

```

```

5 // timed_tb ftdi_sync ft232h_bfm_tb {state clk rxf_n txe_n rd_n wr_n
  ↳ siwu_n oe_n rst_n write_data tdata tvalid tready pc_data}
6 module ft232h_bfm_tb;
7
8     typedef enum int {
9         INIT,
10        RESET,
11        WRITE_AWAIT,
12        WRITING,
13        CHECK_ON_PC,
14        READ_OUT,
15        DONE
16    } ft232h_bfm_tb_state_t;
17
18    wire clk;
19
20    wire rxf_n;
21    wire txe_n;
22
23    var logic rd_n;
24    var logic wr_n;
25    var logic siwu_n;
26    var logic oe_n;
27    var logic rst_n;
28
29    var logic[7:0] write_data;
30
31    // PC Side wires (FIFO output)
32    wire[7:0] tdata;
33    wire tvalid;
34    var logic tready;
35
36    ft232h_bfm_tb_state_t state;
37    initial begin
38        rd_n = 1;
39        wr_n = 1;
40        siwu_n = 1;
41        oe_n = 1;
42        rst_n = 1;
43
44        tready = 0;
45        state = INIT;
46    end
47
48    ft232h_bfm ftdi (
49        .clk(clk),
50
51        .rxn(rxf_n),

```

```

52     .txe_n(txe_n),
53
54     .rd_n(rd_n),
55     .wr_n(wr_n),
56     .siwu_n(siwu_n),
57     .oe_n(oe_n),
58     .rst_n(rst_n),
59
60     .data(write_data),
61
62     // PC Side Signals (FIFO output)
63     .tdata(tdata),
64     .tvalid(tvalid),
65     .tready(tready)
66 );
67
68 var logic[7:0] pc_data;
69
70 always @(posedge clk) begin
71     case (state)
72         INIT: begin
73             // Start reset procedure
74             rst_n <= 0;
75             state <= RESET;
76         end
77         RESET: begin
78             rst_n <= 1;
79             state <= WRITE_AWAIT;
80         end
81         WRITE_AWAIT: begin
82             if (~txe_n) begin
83                 write_data <= 69;
84                 wr_n <= 0;
85                 state <= WRITING;
86             end
87         end
88         WRITING: begin
89             if (txe_n) begin
90                 wr_n <= 1;
91                 state <= CHECK_ON_PC;
92             end else begin
93                 // If the FIFO still has space write more data
94                 write_data <= write_data + 1;
95             end
96         end
97         CHECK_ON_PC: begin
98             if (tvalid) begin

```

```

99         tready <= 1; // tell the FIFO that We want to start
          ↪ clocking outputs
100         state <= READ_OUT;
101     end
102 end
103 READ_OUT: begin
104     if (tvalid) begin
105         pc_data <= tdata;
106     end else begin
107         tready <= 0;
108         state <= DONE;
109     end
110 end
111 DONE: begin
112     $stop;
113 end
114 endcase
115 end
116
117 endmodule
118
119 `default_nettype wire

```

D.6.2 ft232h.tb.sv

```

1  `default_nettype none
2  `timescale 1ns / 1ps
3  // timed_tb ftdi_sync ft232h_tb {sys_clk ftdi_clk state ftdi_txe_n
   ↪ ftdi_wr_n ftdi_adbus sys_axis.tdata sys_axis.tready sys_axis.tvalid
   ↪ pc_tvalid pc_tready pc_tdata}
4  module ft232h_tb;
5
6      typedef enum int {
7          AWAIT_FTDI,
8          SEND_TO_FTDI,
9          READ_OUT,
10         DONE
11     } ft232h_tb_state_t;
12
13     ft232h_tb_state_t state;
14
15     wire ftdi_clk;
16     var logic sys_clk;
17
18     wire ftdi_rxf_n;
19     wire ftdi_txe_n;
20
21     wire ftdi_rd_n;

```

```

22  wire ftdi_wr_n;
23  wire ftdi_siwu_n;
24  wire ftdi_oe_n;
25  wire ftdi_rst_n;
26
27  wire[7:0] ftdi_adbus;
28
29  // PC Side wires (FIFO output)
30  wire[7:0] pc_tdata;
31  wire pc_tvalid;
32  var logic pc_tready;
33
34  var logic second_write;
35
36  axis_interface sys_axis (
37      .clk(sys_clk),
38      .rst(0)
39  );
40
41  // get variable logic into initial vals
42  initial begin
43      sys_clk = 0;
44      pc_tready = 0;
45      second_write = 0;
46
47      sys_axis.tdata = 69;
48      sys_axis.tvalid = 0;
49
50      state = AWAIT_FTDI;
51  end
52
53  always begin
54      #100
55      sys_clk = ~sys_clk;
56  end
57
58  ft232h ftdi_dut (
59      .ftdi_clk(ftdi_clk),
60
61      .ftdi_rxf_n(ftdi_rxf_n),
62      .ftdi_txe_n(ftdi_txe_n),
63
64      .ftdi_rd_n(ftdi_rd_n),
65      .ftdi_wr_n(ftdi_wr_n),
66      .ftdi_siwu_n(ftdi_siwu_n),
67      .ftdi_oe_n(ftdi_oe_n),
68
69      .ftdi_adbus(ftdi_adbus),

```

```

70
71     // Programmer AXIS Interface
72     .sys_axis(sys_axis.Sink)
73 );
74
75 ft232h_bfm bfm (
76     .clk(ftdi_clk),
77
78     .rxn(ftdi_rxn),
79     .txe_n(ftdi_txe_n),
80
81     .rd_n(ftdi_rd_n),
82     .wr_n(ftdi_wr_n),
83     .siwu_n(ftdi_siwu_n),
84     .oe_n(ftdi_oe_n),
85     .rst_n(ftdi_rst_n),
86
87     .data(ftdi_adbus),
88
89     // PC Side Signals (FIFO output)
90     .tdata(pc_tdata),
91     .tvalid(pc_tvalid),
92     .tready(pc_tready)
93 );
94
95 always @(posedge sys_axis.clk) begin
96     case(state)
97         AWAIT_FTDI: begin
98             if (sys_axis.tready) begin
99                 sys_axis.tvalid <= 1;
100                 state <= SEND_TO_FTDI;
101             end
102         end
103         SEND_TO_FTDI: begin
104             if (sys_axis.tready && sys_axis.tvalid) begin
105                 sys_axis.tdata <= sys_axis.tdata + 1;
106             end else begin
107                 sys_axis.tvalid <= 0;
108                 pc_tready <= 1;
109                 state <= READ_OUT;
110             end
111         end
112         DONE: begin
113             $stop;
114         end
115     endcase
116 end
117

```

```

118     always @(posedge ftdi_clk) begin
119         // consume readout from FTDI clock domain
120         case (state)
121             READ_OUT: begin
122                 // Read out the pc_tdata signal in sim. Proceed to done
123                 // ↳ when there is no more data
124                 if (!(pc_tvalid && pc_tready)) begin
125                     state <= DONE;
126                 end
127             end
128         endcase
129     end
130 endmodule
131
132 `default_nettype wire

```

D.6.3 xadc_bfm_tb.sv

```

1  `default_nettype none
2  `timescale 1ns / 1ps
3
4  // timed_tb xadc xadc_bfm_tb {dclk_in reset_in state daddr_in den_in
5  // ↳ drdy_out do_out eos_out current_addr}
6
7  // Runs a read cycle against the BFM to verify its function. In this
8  // ↳ tb, I will
9  // read from both the current monitor and voltage channel addresses for
10 // ↳ teachee
11 module xadc_bfm_tb;
12
13     typedef enum int {
14         INIT,
15         AWAIT_CONVERSION_SEQ,
16         START_DRP_READ,
17         WAIT_CYCLE0,
18         WAIT_CYCLE1,
19         VIEW_RESULTS,
20         DONE
21     } xadc_bfm_tb_state_t;
22
23     xadc_bfm_tb_state_t state;
24
25     var logic dclk_in;
26     var logic reset_in;
27     var logic[6:0] daddr_in;
28     var logic den_in;
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99

```

```

27  wire drdy_out;
28  wire[15:0] do_out;
29  wire eos_out;
30
31  // Set initial state and signal values
32  initial begin
33      dclk_in = 0;
34      reset_in = 0;
35      daddr_in = 0;
36      den_in = 0;
37      state = INIT;
38  end
39
40  always begin
41      #10 // not true clock freq, for test purposes. Varies based off
         ↳ sample rate
42      dclk_in = ~dclk_in;
43  end
44
45  xadc_bfm DUT (
46      // Clock and reset
47      .dclk_in(dclk_in),
48      .reset_in(reset_in),
49
50      // DRP interface (Reduced to read only in this tb)
51      .di_in(0), // not used since we are not writing
52      .daddr_in(daddr_in),
53      .den_in(den_in),
54      .dwe_in(0), // write enable is also not used
55      .drdy_out(drdy_out),
56      .do_out(do_out),
57
58      // Must be connected in the real xadc IP core
59      .vp_in(0),
60      .vn_in(0),
61
62      // Analog input channels (also need to be connected in real IP
         ↳ core)
63      .vauxp4(0),
64      .vauxn4(0),
65      .vauxp12(0),
66      .vauxn12(0),
67
68      // conversion status signals
69      .channel_out(),
70      .eoc_out(),
71      .alarm_out(), // not used
72      .eos_out(eos_out),

```

```

73         .busy_out()
74     );
75
76     var logic[6:0] current_addr;
77     // DRP Read FSM
78     always @(posedge dclk_in) begin
79         case (state)
80             INIT: begin
81                 // Set signals to their initial values
82                 dclk_in <= 0;
83                 reset_in <= 0;
84                 daddr_in <= 0;
85                 den_in <= 0;
86
87                 current_addr <= 7'h14; // start with current channel
88
89                 // AWAIT EOS SIGNAL
90                 state <= AWAIT_CONVERSION_SEQ;
91             end
92             AWAIT_CONVERSION_SEQ: begin
93                 if (eos_out) begin
94                     // If eos goes high, new samples have been written
95                     //   ↳ to regs.
96                     // Read out the current and voltage sample
97
98                     // load up the address and pull the read enable
99                     daddr_in <= current_addr;
100                    den_in <= 1;
101                    state <= START_DRP_READ;
102                end
103            end
104            START_DRP_READ: begin
105                // move current address to the voltage channel
106
107                daddr_in <= 0;
108                den_in <= 0;
109
110                state <= WAIT_CYCLE0;
111            end
112            WAIT_CYCLE0: state <= WAIT_CYCLE1;
113            WAIT_CYCLE1: state <= VIEW_RESULTS;
114            VIEW_RESULTS: begin
115                if (current_addr == 7'h14) begin
116                    current_addr <= 7'h1c;
117                    state <= AWAIT_CONVERSION_SEQ;
118                end else state <= DONE;
119            end
120            DONE: $stop;

```

```

120         endcase
121     end
122
123 endmodule
124
125 `default_nettype wire

```

D.6.4 xadc_drp_axis_adapter_tb.sv

```

1  `default_nettype none
2  `timescale 1ns / 1ps
3
4  import teachee_defs::*;
5
6  module xadc_drp_axis_adapter_tb;
7      typedef enum int {
8          READ_VOLTAGE_SAMPLE,
9          VIEW_VOLTAGE_SAMPLE,
10         READ_CURRENT_SAMPLE,
11         VIEW_CURRENT_SAMPLE,
12         DONE
13     } xadc_drp_axis_adapter_tb_state_t;
14
15     xadc_drp_axis_adapter_tb_state_t state;
16
17     var logic xadc_dclk;
18     var logic xadc_reset;
19     xadc_drp_addr_t xadc_daddr;
20     var logic xadc_den;
21
22     var logic xadc_drdy;
23     var logic[15:0] xadc_do;
24     var logic xadc_eos;
25
26     initial begin
27         xadc_dclk = 0;
28         xadc_reset = 0;
29
30         voltage_channel.tready = 1;
31         current_monitor_channel.tready = 1;
32     end
33
34     always begin
35         #10
36         xadc_dclk = ~xadc_dclk;
37     end
38
39     // Create AXI interfaces to connect up to adapter outputs

```

```

40     axis_interface #(
41         .DATA_WIDTH(16)
42     ) voltage_channel (
43         .clk(xadc_dclk),
44         .rst(1'b0)
45     );
46
47     axis_interface #(
48         .DATA_WIDTH(16)
49     ) current_monitor_channel (
50         .clk(xadc_dclk),
51         .rst(1'b0)
52     );
53
54     xadc_drp_axis_adapter adapter_dut (
55         .xadc_dclk(xadc_dclk),
56         .xadc_reset(0),
57
58         // DRP and Conversion Signals
59         .xadc_daddr(xadc_daddr),
60         .xadc_den(xadc_den),
61         .xadc_drdy(xadc_drdy),
62         .xadc_do(xadc_do),
63
64         .xadc_eos(xadc_eos),
65
66         .current_monitor_channel(current_monitor_channel.Source),
67         .voltage_channel(voltage_channel.Source)
68     );
69
70     xadc_bfm xadc_bfm_inst (
71         // Clock and reset
72         .dclk_in(xadc_dclk),
73         .reset_in(xadc_reset),
74
75         // DRP interface (Reduced to read only in this tb)
76         .di_in(0), // not used since we are not writing
77         .daddr_in(xadc_daddr),
78         .den_in(xadc_den),
79         .dwe_in(0), // write enable is also not used
80         .drdy_out(xadc_drdy),
81         .do_out(xadc_do),
82
83         // Must be connected in the real xadc IP core
84         .vp_in(0),
85         .vn_in(0),

```

86

```

87      // Analog input channels (also need to be connected in real IP
      ↪ core)
88      .vauxp4(0),
89      .vauxn4(0),
90      .vauxp12(0),
91      .vauxn12(0),
92
93      // conversion status signals
94      .channel_out(),
95      .eoc_out(),
96      .alarm_out(), // not used
97      .eos_out(xadc_eos),
98      .busy_out()
99  );
100
101  always @(posedge xadc_dclk) begin
102      case (state)
103          READ_VOLTAGE_SAMPLE: begin
104              if (voltage_channel.tready && voltage_channel.tvalid)
105                  ↪ begin
106                      state <= VIEW_VOLTAGE_SAMPLE;
107                  end
108              end
109          VIEW_VOLTAGE_SAMPLE: begin
110              state <= READ_CURRENT_SAMPLE;
111              end
112          READ_CURRENT_SAMPLE: begin
113              if (current_monitor_channel.tready &&
114                  ↪ current_monitor_channel.tvalid) begin
115                  state <= VIEW_CURRENT_SAMPLE;
116              end
117              end
118          VIEW_CURRENT_SAMPLE: begin
119              state <= DONE;
120              end
121          DONE: begin
122              $stop;
123          end
124      endcase
125  end
126  endmodule
127
128  `default_nettype wire

```

D.7 VUnit Testbenches

D.7.1 axis_adapter_wrapper_tb.sv

```
1  `default_nettype none
2  `timescale 1ns / 1ps
3
4  `include "vunit_defines.svh"
5
6  module axis_adapter_wrapper_tb;
7
8      var logic reset = 0;
9      var logic clk;
10
11      typedef enum int {
12          SEND_ORIGINAL_DATA,
13          READ_OUT_FIRST_BYTE,
14          READ_OUT_SECOND_BYTE,
15          TESTS_FINISHED
16      } axis_adapter_wrapper_tb_state_t;
17
18      axis_adapter_wrapper_tb_state_t state = SEND_ORIGINAL_DATA;
19
20      always begin
21          #10
22          clk <= !clk;
23      end
24
25      axis_interface #(
26          .DATA_WIDTH(16)
27      ) original_data (
28          .clk(clk),
29          .rst(reset)
30      );
31
32      axis_interface #(
33          .DATA_WIDTH(8)
34      ) modified_width_data (
35          .clk(clk),
36          .rst(reset)
37      );
38
39      axis_adapter_wrapper #(
40          .S_DATA_WIDTH(16),
41          .M_DATA_WIDTH(8)
42      ) DUT (
43          .original_data(original_data.Sink),
44          .modified_width_data(modified_width_data.Source)
```

```

45 );
46
47 `TEST_SUITE begin
48     `TEST_SUITE_SETUP begin
49         // what would normally go in an initial block we can put
50         ↪ here
51         clk = 0;
52         reset = 0;
53
54         original_data.tdata = 16'h6971;
55         original_data.tvalid = 0;
56         original_data.tlast = 1;
57         original_data.tuser = 0;
58         original_data.tkeep <= '1;
59         original_data.tid <= '0;
60         original_data.tdest <= '0;
61
62         modified_width_data.tready = 0;
63     end
64
65     `TEST_CASE("VIEW_REDUCED_WIDTH_STREAM") begin
66         while (state != TESTS_FINISHED) begin
67             @(posedge clk) begin
68                 case (state)
69                     SEND_ORIGINAL_DATA: begin
70                         original_data.tvalid <= 1;
71                         if (original_data.tready &&
72                             ↪ original_data.tvalid) begin
73                             modified_width_data.tready <= 1;
74                             original_data.tvalid <= 0;
75
76                             state <= READ_OUT_FIRST_BYTE;
77                         end
78                     end
79                     READ_OUT_FIRST_BYTE: begin
80                         if (modified_width_data.tready &&
81                             ↪ modified_width_data.tvalid) begin
82                             `CHECK_EQUAL(modified_width_data.tdata,
83                             ↪ 8'h71);
84
85                             state <= READ_OUT_SECOND_BYTE;
86                         end
87                     end
88                     READ_OUT_SECOND_BYTE: begin
89                         if (modified_width_data.tready &&
90                             ↪ modified_width_data.tvalid) begin
91                             `CHECK_EQUAL(modified_width_data.tdata,
92                             ↪ 8'h69);

```

```

87         modified_width_data.tready <= 0;
88
89         state <= TESTS_FINISHED;
90     end
91 end
92 endcase
93 end
94 end
95 end
96 end
97 `WATCHDOG(0.1ms);
98 endmodule
99
100 `default_nettype wire

```

D.7.2 cobs_axis_adapter_wrapper_tb.sv

```

1  `default_nettype none
2  `timescale 1ns / 1ps
3
4  `include "vunit_defines.svh"
5
6  module cobs_axis_adapter_wrapper_tb;
7
8      var logic reset = 0;
9      var logic clk;
10
11      typedef enum int {
12          SEND_ORIGINAL_DATA,
13          READ_OUT_FIRST_BYTE,
14          READ_OUT_SECOND_BYTE,
15          READ_OUT_THIRD_BYTE,
16          READ_OUT_FOURTH_BYTE,
17          TESTS_FINISHED
18      } cobs_axis_adapter_wrapper_tb_state_t;
19
20      cobs_axis_adapter_wrapper_tb_state_t state = SEND_ORIGINAL_DATA;
21
22      always begin
23          #10
24          clk <= !clk;
25      end
26
27      axis_interface #(
28          .DATA_WIDTH(16)
29      ) original_data (
30          .clk(clk),
31          .rst(reset)

```

```

32     );
33
34     axis_interface #(
35         .DATA_WIDTH(8)
36     ) encoded_data (
37         .clk(clk),
38         .rst(reset)
39     );
40
41     axis_interface #(
42         .DATA_WIDTH(16)
43     ) fifo_data (
44         .clk(clk),
45         .rst(reset)
46     );
47
48     // want to see how the module behaves against a FIFO output since
49     ↳ that is
50     // what it will get in use
51     axis_async_fifo_wrapper #(
52         .DATA_WIDTH(16),
53         .DEPTH(5),
54         .KEEP_ENABLE(0)
55     ) test_fifo (
56         .sink(original_data.Sink),
57         .source(fifo_data.Source)
58     );
59
60     cobs_axis_adapter_wrapper #(
61         .S_DATA_WIDTH(16),
62         .M_DATA_WIDTH(8)
63     ) DUT (
64         .original_data(fifo_data.Sink),
65         .encoded_data(encoded_data.Source)
66     );
67
68     `TEST_SUITE begin
69         `TEST_SUITE_SETUP begin
70             // what would normally go in an initial block we can put
71             ↳ here
72             clk = 0;
73             reset = 0;
74
75             original_data.tdata = 16'h6971;
76             original_data.tvalid = 1;
77             original_data.tlast = 1;
78             original_data.tuser = 0;
79             original_data.tkeep = '1;

```

```

78         original_data.tid = '0;
79         original_data.tdest = '0;
80
81         encoded_data.tready = 0;
82
83     end
84
85     `TEST_CASE ("VIEW_REDUCED_WIDTH_COBS_STREAM") begin
86         // Load the FIFO UP
87         for (int i = 0; i < 5; i = i + 1) begin
88             @(posedge clk) begin
89                 if (original_data.tready && original_data.tvalid)
90                     ↪ begin
91                         original_data.tdata = original_data.tdata + 1;
92                     end
93                 end
94             end
95         while (state != TESTS_FINISHED) begin
96             @(posedge clk) begin
97                 case (state)
98                     SEND_ORIGINAL_DATA: begin
99                         original_data.tvalid <= 1;
100                        if (original_data.tready &&
101                            ↪ original_data.tvalid) begin
102                            encoded_data.tready <= 1;
103                            original_data.tvalid <= 0;
104
105                            state <= READ_OUT_FIRST_BYTE;
106                        end
107                    end
108                    READ_OUT_FIRST_BYTE: begin
109                        if (encoded_data.tready &&
110                            ↪ encoded_data.tvalid) begin
111                            `CHECK_EQUAL(encoded_data.tdata,
112                                ↪ 8'h03);
113
114                            state <= READ_OUT_SECOND_BYTE;
115                        end
116                    end
117                    READ_OUT_SECOND_BYTE: begin
118                        if (encoded_data.tready &&
119                            ↪ encoded_data.tvalid) begin
120                            // `CHECK_EQUAL(encoded_data.tdata,
121                                ↪ 8'h71);
122
123                            state <= READ_OUT_THIRD_BYTE;
124                        end
125                    end
126                end
127            end
128        end
129    end

```

```

120         end
121     READ_OUT_THIRD_BYTE: begin
122         if (encoded_data.tready &&
123             ↪ encoded_data.tvalid) begin
124             // `CHECK_EQUAL(encoded_data.tdata,
125                 ↪ 8'h69);
126
127             state <= READ_OUT_FOURTH_BYTE;
128         end
129     end
130     READ_OUT_FOURTH_BYTE: begin
131         if (encoded_data.tready &&
132             ↪ encoded_data.tvalid) begin
133             // `CHECK_EQUAL(encoded_data.tdata,
134                 ↪ 8'h00);
135
136             encoded_data.tready <= 0;
137
138             state <= TESTS_FINISHED;
139         end
140     end
141 endcase
142 end
143 `CHECK_EQUAL(0, 0);
144 end
145 `WATCHDOG(0.1ms);
146 endmodule
147 `default_nettype wire

```

D.7.3 cobs_encode_wrapper_tb.sv

```

1  `default_nettype none
2  `timescale 1ns / 1ps
3
4  `include "vunit_defines.svh"
5
6  module cobs_encode_wrapper_tb;
7
8      var logic reset;
9      var logic clk;
10
11      // Will be 16 bits of sample data plus 0 byte overhead
12      var logic[31:0] encoded_packet;
13

```

```

14  typedef enum int {
15      LOAD_FIRST_BYTE,
16      LOAD_SECOND_BYTE,
17      CONSUME_FIRST_BYTE,
18      CONSUME_SECOND_BYTE,
19      CONSUME_THIRD_BYTE,
20      CONSUME_FOURTH_BYTE,
21      RUN_CHECK
22  } cobs_encode_wrapper_tb_state_t;
23
24  cobs_encode_wrapper_tb_state_t state;
25
26  always begin
27      #10
28      clk <= !clk;
29  end
30
31  axis_interface #(
32      .DATA_WIDTH(8)
33  ) raw_stream (
34      .clk(clk),
35      .rst(reset)
36  );
37
38  axis_interface #(
39      .DATA_WIDTH(8)
40  ) encoded_stream (
41      .clk(clk),
42      .rst(reset)
43  );
44
45  cobs_encode_wrapper DUT (
46      .raw_stream(raw_stream),
47      .encoded_stream(encoded_stream)
48  );
49
50  `TEST_SUITE begin
51      `TEST_SUITE_SETUP begin
52          // what would normally go in an initial block we can put
53          ↪ here
54          clk = 0;
55          reset = 0;
56
57          // Configure the raw_stream
58          raw_stream.tdata = 'h69;
59          raw_stream.tvalid = 1;
60          raw_stream.tlast = 0;
61          raw_stream.tuser = 0;

```

```

61
62         // configure the encoded output
63         encoded_stream.tready = 0;
64
65         // initialize state
66         encoded_packet = 0;
67     end
68
69     `TEST_CASE("CHECK_COBS_OUTPUT") begin
70         automatic int bytes_loaded = 0;
71         automatic int bytes_consumed = 0;
72         // load in the bytes into the input FIFO
73         while (bytes_loaded < 2) begin
74             @(posedge clk) begin
75                 if (raw_stream.tvalid && raw_stream.tready) begin
76                     raw_stream.tdata = raw_stream.tdata + 1;
77                     bytes_loaded = bytes_loaded + 1;
78                     if (bytes_loaded == 2) begin
79                         raw_stream.tlast = 1;
80                     end
81                 end
82             end
83         end
84         @(posedge clk) begin
85             raw_stream.tlast = 0;
86         end
87
88         // now consume the output
89         encoded_stream.tready = 1;
90         while (bytes_consumed < 5) begin
91             @(posedge clk) begin
92                 if (encoded_stream.tvalid && encoded_stream.tready)
93                     → begin
94                         bytes_consumed = bytes_consumed + 1;
95                         // now check each byte for equality with the
96                         → expected packet data
97                         case (bytes_consumed)
98                             1: begin
99                                 `CHECK_EQUAL(encoded_stream.tdata,
100                                     → 'h04);
101                             end
102                             2: begin
103                                 `CHECK_EQUAL(encoded_stream.tdata,
104                                     → 'h69);
105                             end
106                             3: begin
107                                 `CHECK_EQUAL(encoded_stream.tdata,
108                                     → 'h6a);

```

```

104         end
105         4: begin
106             `CHECK_EQUAL(encoded_stream.tdata,
107                 ↪ 'h6b);
108         end
109         5: begin
110             `CHECK_EQUAL(encoded_stream.tdata,
111                 ↪ 'h00);
112         end
113     endcase
114 end
115 end
116 end
117
118     `WATCHDOG(0.1ms);
119 endmodule
120
121 `default_nettype wire

```

D.7.4 hsadc_axis_wrapper_tb.sv

```

1  `default_nettype none
2  `timescale 1ns / 1ps
3
4  `include "vunit_defines.svh"
5
6  module hsadc_axis_wrapper_tb;
7      var logic reset;
8
9      var logic sample_clk;
10     var logic stream_clk;
11
12     always begin
13         #10
14         stream_clk <= !stream_clk;
15     end
16
17     always begin
18         #100
19         sample_clk <= !sample_clk;
20     end
21
22     axis_interface #(
23         .DATA_WIDTH(16)
24     ) hsadc_stream_axis (
25         .clk(stream_clk),

```

```

26         .rst(reset)
27     );
28
29     hsadc_interface hsadc_ctrl_signals ();
30
31     hsadc_axis_wrapper hsadc_wrapper (
32         .sample_clk(sample_clk),
33         .stream_clk(stream_clk),
34         .reset(reset),
35
36         .hsadc_ctrl_signals(hsadc_ctrl_signals.Sink),
37         .sample_stream(hsadc_stream_axis)
38     );
39
40     hsadc_bfm bfm (
41         .hsadc_ctrl_signals(hsadc_ctrl_signals.Source)
42     );
43
44     var logic [7:0] counter = 0;
45     `TEST_SUITE begin
46         `TEST_SUITE_SETUP begin
47             sample_clk = 0;
48             stream_clk = 0;
49             reset = 0;
50
51         end
52
53         `TEST_CASE("CHECK_FIRST_SAMPLES") begin
54             hsadc_stream_axis.tready = 1;
55             while (1) begin
56                 @(posedge stream_clk) begin
57                     // Run checks here
58                     if (hsadc_stream_axis.tready &&
59                         ↪ hsadc_stream_axis.tvalid) begin
60                         `CHECK_EQUAL(hsadc_stream_axis.tdata[7:0],
61                                     ↪ counter);
62                         `CHECK_EQUAL(hsadc_stream_axis.tdata[15:8],
63                                     ↪ counter);
64                         counter <= counter + 1;
65                         $display("passed counter = %d, assertion",
66                                 ↪ counter);
67                     end
68
69                     if (counter == 10) begin
70                         break;
71                     end
72
73                 end
74
75             end
76
77         end
78     end

```

```

70         end
71     end
72 end
73
74 endmodule
75
76 `default_nettype none

```

D.7.5 xadc_packetizer_tb.sv

```

1  `default_nettype none
2  `timescale 1ns / 1ps
3
4  `include "vunit_defines.svh"
5
6  import xadc_drp_package::*;
7
8  module xadc_packetizer_tb;
9
10     var logic reset;
11     var logic clk;
12
13     always begin
14         #10
15         clk <= !clk;
16     end
17
18     // Define AXIS interfaces for the packetizer
19     axis_interface #(
20         .DATA_WIDTH(XADC_DRP_DATA_WIDTH)
21     ) voltage_channel (
22         .clk(clk),
23         .rst(reset)
24     );
25
26     axis_interface #(
27         .DATA_WIDTH(XADC_DRP_DATA_WIDTH)
28     ) current_monitor_channel (
29         .clk(clk),
30         .rst(reset)
31     );
32
33     axis_interface #(
34         .DATA_WIDTH(8)
35     ) cobs_stream (
36         .clk(clk),
37         .rst(reset)
38     );

```

```

39
40 // Declare XADC BFM and AXIS Adapter
41 xadc_drp_addr_t xadc_daddr;
42 var logic xadc_den;
43 var logic xadc_drdy;
44 var logic[XADC_DRP_DATA_WIDTH-1:0] xadc_do;
45 var logic xadc_eos;
46
47 xadc_bfm xadc (
48     .dclk_in(clk),
49     .reset_in(reset),
50
51     // DRP
52     .di_in(0),
53     .daddr_in(xadc_daddr),
54     .den_in(xadc_den),
55     .dwe_in(0),
56     .drdy_out(xadc_drdy),
57     .do_out(xadc_do),
58
59     .vp_in(0),
60     .vn_in(0),
61
62     .vauxp4(0),
63     .vauxn4(0),
64     .vauxp12(0),
65     .vauxn12(0),
66
67     .channel_out(),
68     .eoc_out(),
69
70     .alarm_out(),
71     .eos_out(xadc_eos),
72     .busy_out()
73 );
74
75 xadc_drp_axis_adapter xadc_axis_adapter (
76     .xadc_dclk(clk),
77     .xadc_reset(reset),
78
79     // DRP
80     .xadc_daddr(xadc_daddr),
81     .xadc_den(xadc_den),
82     .xadc_drdy(xadc_drdy),
83     .xadc_do(xadc_do),
84     .xadc_eos(xadc_eos),
85
86     // AXIS OUTPUTS

```

```

87         .current_monitor_channel(current_monitor_channel.Source),
88         .voltage_channel(voltage_channel.Source)
89     );
90
91
92     xadc_packetizer DUT (
93         .voltage_channel(voltage_channel.Sink),
94         .current_monitor_channel(current_monitor_channel.Sink),
95         .packet_stream(cobs_stream)
96     );
97
98     `TEST_SUITE begin
99         `TEST_SUITE_SETUP begin
100             // what would normally go in an initial block we can put
101             // → here
102             clk = 0;
103             reset = 0;
104             cobs_stream.tready = 1;
105         end
106
107         `TEST_CASE("VERIFY_COBS_VOLTAGE_CURRENT_PACKETS") begin
108             // if we stick these two values into a cobs encoder we get
109             // → the
110             // following byte sequence we can check
111
112             // input sequence
113             // 0x00 0x0F 0x00 0x07
114
115             // output sequence
116             // 0x01 0x02 0x0F 0x02 0x07 0x00
117
118             automatic int bytes_consumed = 0;
119             while (bytes_consumed < 6) begin
120                 @(posedge clk) begin
121                     if (cobs_stream.tready && cobs_stream.tvalid) begin
122                         bytes_consumed = bytes_consumed + 1;
123                         case (bytes_consumed)
124                             1: begin
125                                 `CHECK_EQUAL(cobs_stream.tdata, 'h01);
126                             end
127                             2: begin
128                                 `CHECK_EQUAL(cobs_stream.tdata, 'h02);
129                             end
130                             3: begin
131                                 `CHECK_EQUAL(cobs_stream.tdata, 'h0F);
132                             end
133                             4: begin

```

```

133         `CHECK_EQUAL(cobs_stream.tdata, 'h02');
134     end
135     5: begin
136         `CHECK_EQUAL(cobs_stream.tdata, 'h07');
137     end
138     6: begin
139         `CHECK_EQUAL(cobs_stream.tdata, 'h00');
140     end
141 endcase
142 end
143 end
144 end
145     // Placeholder until full TB is implemented
146 end
147 end
148
149 `WATCHDOG(1ms);
150 endmodule
151
152 `default_nettype wire

```

D.8 Example Projects

D.8.1 blink

```

1  module blink(
2      output led,
3      output TEACHEE_LED0,
4      output TEACHEE_LED1,
5      input btn,
6      input sysclk
7  );
8
9      logic led_state = 0;
10     logic[31:0] counter = 0;
11     assign led = btn;
12
13     always @(posedge sysclk) begin
14         counter <= counter + 1;
15         if (counter == 6000000) begin
16             led_state <= ~led_state;
17             counter <= 0;
18         end
19     end
20     assign TEACHEE_LED0 = led_state;
21     assign TEACHEE_LED1 = ~led_state;
22 endmodule

```

D.8.2 ftdi_sync

```
1  `default_nettype none
2  `timescale 1ns / 1ps
3
4  // TODO: Write about ftdi set bit mode prerequisites here.
5  module ftdi_sync (
6      input var logic sys_clk, // 12 MHz provided on the CMOD
7      input var logic ftdi_clk, // 60 MHz provided by the FTDI
8
9      // FTDI Control Interface
10     input var logic ftdi_rxf_n,
11     input var logic ftdi_txe_n,
12
13     output var logic ftdi_rd_n,
14     output var logic ftdi_wr_n,
15     output var logic ftdi_siwu_n,
16     output var logic ftdi_oe_n,
17
18     output var logic[7:0] ftdi_data,
19
20     // CMOD IO Declarations
21     input var logic[1:0] btn,
22     output var logic[1:0] led,
23
24     // TeachEE IO Declarations
25     output var logic[1:0] teachee_led
26 );
27
28 typedef enum int {
29     INIT,
30     IDLE,
31     SEND_TO_HOST
32 } state_t;
33
34 state_t state = IDLE;
35
36 // Programmer data input side wires
37 axis_interface sys_axis (
38     .clk(sys_clk),
39     .rst(0)
40 );
41
42
43 ft232h usb_fifo (
44     .ftdi_clk(ftdi_clk),
45
46     .ftdi_rxf_n(ftdi_rxf_n),
```

```

47     .ftdi_txe_n(ftdi_txe_n),
48
49     .ftdi_rd_n(ftdi_rd_n),
50     .ftdi_wr_n(ftdi_wr_n),
51     .ftdi_siwu_n(ftdi_siwu_n),
52     .ftdi_oe_n(ftdi_oe_n),
53
54     .ftdi_adbus(ftdi_data),
55
56     // Programmer AXIS Interface
57     .sys_axis(sys_axis.Sink)
58 );
59
60 always_ff @(posedge sys_clk) begin
61     // Do write state machine here
62     case (state)
63         INIT: begin
64             sys_axis.tdata <= 69;
65             sys_axis.tvalid <= 0;
66             state <= IDLE;
67         end
68         IDLE: begin
69             if (sys_axis.tready) begin
70                 sys_axis.tvalid <= 1;
71                 state <= SEND_TO_HOST;
72             end
73         end
74         SEND_TO_HOST: begin
75             if (sys_axis.tready && sys_axis.tvalid) begin
76                 sys_axis.tdata <= sys_axis.tdata + 1;
77             end
78             sys_axis.tvalid <= 0;
79             state <= IDLE;
80         end
81     endcase
82 end
83
84     // Set defaults for unused signals
85     always begin
86         sys_axis.tlast <= 1;
87         sys_axis.tkeep <= '1;
88         sys_axis.tid <= '0;
89         sys_axis.tuser <= '0;
90         sys_axis.tdest <= '0;
91     end
92 endmodule
93
94 `default_nettype wire

```

D.8.3 pll_blink

```
1  `default_nettype none
2  `timescale 1ns / 1ps
3
4  module pll_blink (
5      output var logic TEACHEE_LED0,
6      output var logic TEACHEE_LED1,
7      input var logic cmod_osc
8  );
9
10     var logic sys_clk;
11     var logic locked;
12
13     pll_100 pll_example_100 (
14         // Clock out ports
15         .sys_clk(sys_clk),      // output sys_clk
16         // Status and control signals
17         .reset(0), // input reset
18         .locked(locked),        // output locked
19         // Clock in ports
20         .cmod_osc(cmod_osc)     // input osc_in
21     );
22
23     var logic[31:0] counter = 0;
24     always_ff @(posedge sys_clk) begin
25         if (locked) begin
26             counter <= counter + 1;
27             if (counter == 100_000_000) begin
28                 counter <= 0;
29                 TEACHEE_LED0 <= ~TEACHEE_LED0;
30                 TEACHEE_LED1 <= ~TEACHEE_LED1;
31             end
32         end else begin
33             TEACHEE_LED0 <= 0;
34             TEACHEE_LED1 <= 0;
35         end
36     end
37
38 endmodule
39
40 `default_nettype wire
```

D.8.4 xadc_axis

```
1  `default_nettype none
2  `timescale 1ns / 1ps
3
```

```

4  import xadc_drp_package::*;
5  module xadc_axis (
6      input var logic sys_clk, // 12 MHz provided on the CMOD
7      input var logic ftdi_clk, // 60 MHz provided by the FTDI
8
9      // FTDI Control Interface
10     input var logic ftdi_rxf_n,
11     input var logic ftdi_txe_n,
12
13     output var logic ftdi_rd_n,
14     output var logic ftdi_wr_n,
15     output var logic ftdi_siwu_n,
16     output var logic ftdi_oe_n,
17
18     output var logic[7:0] ftdi_data,
19
20     // CMOD IO Declarations
21     input var logic[1:0] btn,
22     output var logic[1:0] led,
23
24     input var logic[1:0] xa_n,
25     input var logic[1:0] xa_p,
26
27     // TeachEE IO Declarations
28     output var logic[1:0] teachee_led
29 );
30
31     axis_interface #(
32         .DATA_WIDTH(32)
33     ) voltage_channel (
34         .clk(sys_clk),
35         .rst(0)
36     );
37
38     axis_interface #(
39         .DATA_WIDTH(16)
40     ) current_monitor_channel (
41         .clk(sys_clk),
42         .rst(0)
43     );
44
45     axis_interface #(
46         .DATA_WIDTH(8)
47     ) sys_axis (
48         .clk(sys_clk),
49         .rst(0)
50     );
51

```

```

52  ft232h usb_fifo (
53      .ftdi_clk(ftdi_clk),
54
55      .ftdi_rxf_n(ftdi_rxf_n),
56      .ftdi_txe_n(ftdi_txe_n),
57
58      .ftdi_rd_n(ftdi_rd_n),
59      .ftdi_wr_n(ftdi_wr_n),
60      .ftdi_siwu_n(ftdi_siwu_n),
61      .ftdi_oe_n(ftdi_oe_n),
62
63      .ftdi_adbus(ftdi_data),
64
65      // Programmer AXIS Interface
66      .sys_axis(sys_axis.Sink)
67  );
68
69  var logic xadc_reset;
70  xadc_drp_addr_t xadc_daddr;
71  var logic xadc_den;
72
73  var logic xadc_drdy;
74  var logic[15:0] xadc_do;
75  var logic xadc_eos;
76
77
78  xadc_drp_axis_single_stream xadc_drp_axis_adapter_inst (
79      .xadc_dclk(sys_clk),
80      .xadc_reset(0),
81
82      // DRP and Conversion Signals
83      .xadc_daddr(xadc_daddr),
84      .xadc_den(xadc_den),
85      .xadc_drdy(xadc_drdy),
86      .xadc_do(xadc_do),
87
88      .xadc_eos(xadc_eos),
89
90      // .vauxp4(xa_p[0]),
91      // .vauxn4(xa_n[0]),
92
93      // .vauxp12(xa_p[1]),
94      // .vauxn12(xa_n[1]),
95
96      .sample_stream(voltage_channel.Source)
97  );
98  // xadc_drp_axis_adapter xadc_drp_axis_adapter_inst (
99  //     .xadc_dclk(sys_clk),

```

```

100     //      .xadc_reset(0),
101
102     //      // DRP and Conversion Signals
103     //      .xadc_daddr(xadc_daddr),
104     //      .xadc_den(xadc_den),
105     //      .xadc_drdy(xadc_drdy),
106     //      .xadc_do(xadc_do),
107
108     //      .xadc_eos(xadc_eos),
109
110     //      // .vauxp4(xa_p[0]),
111     //      // .vauxn4(xa_n[0]),
112
113     //      // .vauxp12(xa_p[1]),
114     //      // .vauxn12(xa_n[1]),
115
116     //      .current_monitor_channel(current_monitor_channel.Source),
117     //      .voltage_channel(voltage_channel.Source)
118     // );
119
120
121 xadc_axis_ip xadc_teachee_inst (
122     // Clock and Reset
123     .dclk_in(sys_clk),           // input wire dclk_in
124     .reset_in(0),               // input wire reset_in
125
126     // DRP interface
127     .di_in(0),                  // input wire [15 : 0] di_in
128     .daddr_in(xadc_daddr),      // input wire [6 : 0] daddr_in
129     .den_in(xadc_den),          // input wire den_in
130     .dwe_in(0),                 // input wire dwe_in
131     .drdy_out(xadc_drdy),       // output wire drdy_out
132     .do_out(xadc_do),           // output wire [15 : 0] do_out
133
134     // Dedicated analog input channel (we do not use this)
135     .vp_in(0),                  // input wire vp_in
136     .vn_in(0),                  // input wire vn_in
137
138     // analog input channels, vaux4 is pin 15 = VIOUT of current
139     // ↪ sensor
140     // vaux12 is pin 16 = low speed voltage channel.
141     .vauxp4(xa_p[0]),           // input wire vauxp4
142     .vauxn4(xa_n[0]),           // input wire vauxn4
143     .vauxp12(xa_p[1]),          // input wire vauxp12
144     .vauxn12(xa_n[1]),          // input wire vauxn12
145
146     // conversion status signals
147     .channel_out(),             // output wire [4 : 0] channel_out

```

```

147         .eoc_out(),           // output wire eoc_out
148         .alarm_out(),         // output wire alarm_out
149         .eos_out(xadc_eos),    // output wire eos_out
150         .busy_out()           // output wire busy_out
151     );
152
153     cobs_axis_adapter_wrapper #(
154         .S_DATA_WIDTH(32),
155         .M_DATA_WIDTH(8)
156     ) packetizer (
157         .original_data(voltage_channel.Sink),
158         .encoded_data(sys_axis.Source)
159     );
160
161     always_comb begin
162         // prevent stalling of the current monitor fifo
163         current_monitor_channel.tready = 1;
164     end
165
166 endmodule
167
168 `default_nettype wire

```

Appendix E FPGA GitHub Actions Script

```

1  on:
2      pull_request:
3          branches: [ main ]
4
5  name: RTL
6
7  jobs:
8      lint:
9          runs-on: ubuntu-latest
10
11      steps:
12          - uses: actions/checkout@v2
13
14          - uses: teachee-capstone/svlint-action@v1.03
15            with:
16                files: |
17                    rtl/axis/*.sv
18                    rtl/ft232h/*.sv
19                    rtl/xadc/*.sv
20                    rtl/examples/**/*.sv
21            env:
22                SVLINT_CONFIG: rtl/.svlint.toml

```

```

23
24 # This job is a modified version of what is shown on this blog post:
25 ↪ https://purisa.me/blog/testing-hdl-on-github/
26
27 vunit:
28     runs-on: ubuntu-latest
29     steps:
30         - uses: actions/checkout@v2
31           with:
32             fetch-depth: 0
33             submodules: recursive
34         # Grab a python env to use vunit
35         - uses: actions/setup-python@v2
36           with:
37             python-version: '3.x'
38
39         - name: Install vunit
40           run: pip install vunit_hdl
41           # ModelSim requires these 32-bit libraries to be installed:
42           ↪ https://www.intel.com/content/www/us/en/programmable/support/support-re
43           # Some of these are technically only required for the GUI, but
44           ↪ it won't load on a headless server without them.
45
46         - name: Install ModelSim dependencies
47           run: |
48             sudo dpkg --add-architecture i386
49             sudo apt-get update
50             sudo apt-get install lib32z1 lib32stdc++6 libexpat1:i386
51             ↪ libc6:i386 libsm6:i386 libncurses5:i386 libx11-6:i386
52             ↪ zlib1g:i386 libxext6:i386 libxft2:i386
53
54         - name: Run Modelsim Installer
55           run: |
56             wget -O ModelSimSetup.run
57             ↪ 'https://download.altera.com/akdlm/software/acdsinst/20.1std.1/720/ik
58             chmod +x ModelSimSetup.run
59             ./ModelSimSetup.run --mode unattended --accept_eula 1
60             ls $HOME/intelFPGA/20.1/modelsim_ase
61             sed -i 's/linux_rh60/linux/g'
62             ↪ $HOME/intelFPGA/20.1/modelsim_ase/vco
63
64         # Run all python files in the folder that end in _tb. As we add
65         # testbenches, they will automatically run in this job
66
67         - name: Run VUnit Test cases
68           run: |
69             export
70             ↪ VUNIT_MODELSIM_PATH=$HOME/intelFPGA/20.1/modelsim_ase/bin
71             for f in rtl/python/*_tb.py; do echo $f && python $f; done
72
73
74
75
76
77
78
79
80
81

```

Appendix F Python VUnit Testbenches

F.1 axis_adapter_wrapper_tb.py

```
1  """
2  VUnit testbench for the axis bus width adapter.
3  """
4
5  from pathlib import Path
6
7  import vunit_util
8
9  WORKSPACE = Path(__file__).parent / "workspace"
10 RTL_ROOT = Path(__file__).parent / ".."
11
12 # Create source list
13 sources = [
14     RTL_ROOT / "testbenches" / "axis_adapter_wrapper_tb.sv",
15     RTL_ROOT / "verilog-axis" / "rtl" / "axis_adapter.v",
16     RTL_ROOT / "verilog-axis" / "rtl" / "axis_fifo.v",
17     RTL_ROOT / "axis" / "*.sv"
18 ]
19
20 # Create VUnit instance and add sources to library
21 vu, lib = vunit_util.init(WORKSPACE)
22 lib.add_source_files(sources)
23
24 # Create testbench
25 tb = lib.test_bench("axis_adapter_wrapper_tb")
26
27 # Suppress vopt deprecation error
28 vu.add_compile_option('modelsim.vlog_flags', ['-suppress', '12110'])
29
30 # Run
31 vu.main()
```

F.2 cobs_axis_adapter_wrapper_tb.py

```
1  """
2  VUnit testbench for the cobs axis width adapter. This module, reduces
3  ↪ the bus
4  width and then outputs the data cobs encoded per byte
5  """
6
7  from pathlib import Path
8
9  import vunit_util
```

```

10 WORKSPACE = Path(__file__).parent / "workspace"
11 RTL_ROOT = Path(__file__).parent / ".."
12
13 # Create source list
14 sources = [
15     RTL_ROOT / "testbenches" / "cobs_axis_adapter_wrapper_tb.sv",
16     RTL_ROOT / "verilog-axis" / "rtl" / "axis_adapter.v",
17     RTL_ROOT / "verilog-axis" / "rtl" / "axis_fifo.v",
18     RTL_ROOT / "verilog-axis" / "rtl" / "axis_async_fifo.v",
19     RTL_ROOT / "verilog-axis" / "rtl" / "axis_cobs_encode.v",
20     RTL_ROOT / "axis" / "*.sv",
21     RTL_ROOT / "cobs" / "*.sv"
22 ]
23
24 # Create VUnit instance and add sources to library
25 vu, lib = vunit_util.init(WORKSPACE)
26 lib.add_source_files(sources)
27
28 # Create testbench
29 tb = lib.test_bench("cobs_axis_adapter_wrapper_tb")
30
31 # Suppress vopt deprecation error
32 vu.add_compile_option('modelsim.vlog_flags', ['-suppress', '12110'])
33
34 # Run
35 vu.main()

```

F3 cobs_encode_wrapper_tb.py

```

1  """
2  VUnit testbench for the cobs encoder wrapper.
3  """
4
5  from pathlib import Path
6
7  import vunit_util
8
9  WORKSPACE = Path(__file__).parent / "workspace"
10 RTL_ROOT = Path(__file__).parent / ".."
11
12 # Create source list
13 sources = [
14     RTL_ROOT / "testbenches" / "cobs_encode_wrapper_tb.sv",
15     RTL_ROOT / "cobs" / "cobs_encode_wrapper.sv",
16     RTL_ROOT / "verilog-axis" / "rtl" / "axis_cobs_encode.v",
17     RTL_ROOT / "verilog-axis" / "rtl" / "axis_fifo.v",
18     RTL_ROOT / "axis" / "axis_interface.sv"
19 ]

```

```

20
21 # Create VUnit instance and add sources to library
22 vu, lib = vunit_util.init(WORKSPACE)
23 lib.add_source_files(sources)
24
25 # Create testbench
26 tb = lib.test_bench("cobs_encode_wrapper_tb")
27
28 # Suppress vopt deprecation error
29 vu.add_compile_option('modelsim.vlog_flags', ['-suppress', '12110'])
30
31 # Run
32 vu.main()

```

F.4 hsadc_axis_wrapper_tb.py

```

1  """
2  VUnit testbench for the High Speed ADC AXIS Adapter
3  """
4
5  from pathlib import Path
6
7  import vunit_util
8
9  WORKSPACE = Path(__file__).parent / "workspace"
10 RTL_ROOT = Path(__file__).parent / ".."
11
12 # Create source list
13 sources = [
14     RTL_ROOT / "testbenches" / "hsadc_axis_wrapper_tb.sv",
15     RTL_ROOT / "hsadc" / "*.sv",
16     RTL_ROOT / "axis" / "*.sv"
17 ]
18
19 # Create VUnit instance and add sources to library
20 vu, lib = vunit_util.init(WORKSPACE)
21 lib.add_source_files(sources)
22
23 # Create testbench
24 tb = lib.test_bench("hsadc_axis_wrapper_tb")
25
26 # Suppress vopt deprecation error
27 vu.add_compile_option('modelsim.vlog_flags', ['-suppress', '12110'])
28
29 # Run
30 vu.main()
31

```

F.5 xadc_packetizer_tb.py

```
1  """
2  VUnit testbench for the XADC COBS Packetizer.
3  TB uses the XADC BFM and AXIS Adapter to test the COBS packetizer
4  """
5
6  from pathlib import Path
7
8  import vunit_util
9
10 WORKSPACE = Path(__file__).parent / "workspace"
11 RTL_ROOT = Path(__file__).parent / ".."
12
13 # Create source list
14 sources = [
15     RTL_ROOT / "testbenches" / "xadc_packetizer_tb.sv",
16     RTL_ROOT / "xadc" / "*.sv",
17     RTL_ROOT / "cobs" / "cobs_encode_wrapper.sv",
18     RTL_ROOT / "verilog-axis" / "rtl" / "axis_cobs_encode.v",
19     RTL_ROOT / "verilog-axis" / "rtl" / "axis_fifo.v",
20     RTL_ROOT / "verilog-axis" / "rtl" / "axis_async_fifo.v",
21     RTL_ROOT / "axis" / "*.sv"
22 ]
23
24 # Create VUnit instance and add sources to library
25 vu, lib = vunit_util.init(WORKSPACE)
26 lib.add_source_files(sources)
27
28 # Create testbench
29 tb = lib.test_bench("xadc_packetizer_tb")
30
31 # Suppress vopt deprecation error
32 vu.add_compile_option('modelsim.vlog_flags', ['-suppress', '12110'])
33
34 # Run
35 vu.main()
```

Appendix G Python Packet Integrity Test Script

```
1  from pylibftdi import Device, Driver
2
3  print(Driver().list_devices())
4  user_in = input("exit now or start polling? y/n")
5  if user_in == 'y':
6      exit()
7
8  with Device('FT84Y22T') as dev:
```

```

9      # takes us from async to sync mode within ft245.
10     # if you don't run this the clock does not come up
11     dev.ftdi_fn.ftdi_set_bitmode(1, 0x40)
12     data = dev.read(20_000)
13     anomaly_counter = 0
14     for i in range(1, len(data)):
15         print(data[i])
16         if data[i - 1] == 0 and data[i] > 5:
17             anomaly_counter += 1
18
19     print("found %d anomalies" % anomaly_counter)

```

Appendix H TeachEE Rust Code

H.1 main.rs

```

1  // hide console window on Windows in release
2  #![cfg_attr(not(debug_assertions), windows_subsystem = "windows")]
3
4  use std::thread;
5
6  use eframe::{self, NativeOptions, Theme};
7
8  use structopt::StructOpt;
9  use teachee_desktop::{
10     app::App,
11     controller::{AppData, Controller, USBData},
12     sample_source::{FtSampleSource, Manager, SineSampleSource},
13 };
14
15 #[derive(Debug, StructOpt)]
16 struct Opt {
17     /// Read fake sine data instead of a real TeachEE device
18     #[structopt(short, long)]
19     sine: bool,
20 }
21
22 fn main() {
23     let options = NativeOptions {
24         default_theme: Theme::Light,
25         ..NativeOptions::default()
26     };
27
28     let opt = Opt::from_args();
29
30     eframe::run_native(
31         "TeachEE",
32         options,

```

```

33     Box::new(move |__cc| {
34         let app_data = AppData::default();
35         let controller_app_data = app_data.clone();
36
37         let manager_data = USBData::default();
38         let controller_manager_data = manager_data.clone();
39
40         thread::Builder::new()
41             .name("USB Manager".into())
42             .spawn(move || {
43                 if opt.sine {
44
45                     ↪ Manager::<SineSampleSource>::manager_loop(manager_data)
46                 } else {
47
48                     ↪ Manager::<FtSampleSource>::manager_loop(manager_data)
49                 }
50             })
51             .unwrap();
52
53         thread::Builder::new()
54             .name("Sample Controller".into())
55             .spawn(move || {
56                 Controller::new(controller_manager_data,
57                     ↪ controller_app_data).controller_loop()
58             })
59             .unwrap();
60
61         Box::new(App::new(app_data))
62     }},
63 );
64 }

```

H.2 /sample_source

H.2.1 mod.rs

```

1  use std::{marker::PhantomData, thread, time::Duration};
2
3  mod ft;
4  mod sine;
5
6  // flatten module structure
7  pub use ft::FtSampleSource;
8  pub use sine::SineSampleSource;
9
10 use crate::controller::{BufferState, Channels, USBData};
11

```

```

12 pub type Result<T> = std::result::Result<T, Box<dyn
    ↳ std::error::Error>>;
13
14 /// A trait which represents a source of samples. Could be a real
    ↳ TeachEE or a mock data.
15 pub trait SampleSource {
16     /// Attempt to init sample source.
17     fn try_init() -> Result<Self>
18     where
19         Self: Sized;
20
21     /// Read samples into a pre-allocated buffer. Return the number of
        ↳ samples written and their
22     /// channel.
23     fn read_samples(&mut self, samples: &mut Channels) ->
        ↳ Result<usize>;
24 }
25
26 /// A generic manager which reads from a given `SampleSource` into
    ↳ shared buffers.
27 pub struct Manager<T>
28 where
29     T: SampleSource,
30 {
31     data: USBData,
32     phantom: PhantomData<T>,
33 }
34
35 impl<T> Manager<T>
36 where
37     T: SampleSource,
38 {
39     /// Infinite loop which continually attempts to initialize the
        ↳ `SampleSource`.
40     pub fn manager_loop(data: USBData) {
41         let mut manager = Self {
42             data,
43             phantom: PhantomData,
44         };
45
46         loop {
47             // sleep so we don't waste CPU cycles reinitializing a
                ↳ device which might not even be
48             // plugged in.
49             thread::sleep(Duration::from_secs(1));
50
51             match T::try_init() {
52                 Ok(reader) => manager.read_samples_loop(reader),

```

```

53         Err(error) => eprintln!("{error:?}"),
54     }
55 }
56 }
57
58 /// Inner loop which continually reads the `SampleSource` until an
59 ↳ error occurs.
60 fn read_samples_loop(&mut self, mut reader: T) {
61     // TODO: set connection status flag on self.storage = true
62
63     loop {
64         for buf in self.data.bufs.iter() {
65             let (condvar, mutex) = &**buf;
66
67             let mut buf_state = condvar
68                 .wait_while(mutex.lock().unwrap(), |buf_state|
69                     ↳ buf_state.is_full())
70                 .unwrap();
71
72             let (mut channels, _) = buf_state.unwrap();
73             match reader.read_samples(&mut channels) {
74                 Ok(num_samples) => {
75                     // Tell Controller that this buffer is full,
76                     ↳ and wake them up if waiting.
77                     *buf_state = BufferState::Full(channels,
78                         ↳ num_samples);
79                     condvar.notify_one();
80                 }
81                 Err(error) => {
82                     eprintln!("{error:?}");
83                     // TODO: set connection status flag on
84                     ↳ self.storage = false
85                     return;
86                 }
87             }
88         }
89     }
90 }

```

H.2.2 ft.rs

```

1 use std::{thread, time::Duration};
2
3 use libftd2xx::{BitMode, Ft232h, FtdiCommon};
4
5 use crate::controller::{Channels, BUF_SIZE};
6

```

```

7  use super::{Result, SampleSource};
8
9  const MASK: u8 = 0xFF;
10 const LATENCY_TIMER: Duration = Duration::from_millis(16);
11 const IN_TRANSFER_SIZE: u32 = 0x10000;
12 const PACKET_SIZE: usize = 6;
13 const RX_BUF_SIZE: usize = BUF_SIZE * PACKET_SIZE;
14
15 /// A sample source that reads from a real TeachEE device.
16 pub struct FtSampleSource {
17     ft: Ft232h,
18     rx_buf: Vec<u8>,
19 }
20
21 impl SampleSource for FtSampleSource {
22     fn try_init() -> Result<Self> {
23         // See:
24         ↪ https://ftdichip.com/wp-content/uploads/2020/08/AN_130_FT2232H_Used_In
25         let mut ft = Ft232h::with_description("TeachEE")?;
26         ft.set_bit_mode(MASK, BitMode::Reset)?;
27         thread::sleep(Duration::from_millis(10));
28
29         ft.set_bit_mode(MASK, BitMode::SyncFifo)?;
30         ft.set_latency_timer(LATENCY_TIMER)?;
31         ft.set_usb_parameters(IN_TRANSFER_SIZE)?;
32         ft.set_flow_control_rts_cts()?;
33         ft.purge_rx()?;
34
35         thread::sleep(Duration::from_millis(1000));
36
37         Ok(Self {
38             ft,
39             rx_buf: vec![0; RX_BUF_SIZE],
40         })
41     }
42
43     fn read_samples(&mut self, channels: &mut Channels) ->
44     ↪ Result<usize> {
45         let num_bytes = self.read_bytes()?;
46         let num_samples = self.decode_and_copy(channels, num_bytes);
47         Ok(num_samples)
48     }
49 }
50
51 impl FtSampleSource {
52     fn read_bytes(&mut self) -> Result<usize> {
53         self.ft.read_all(&mut self.rx_buf)?;
54         Ok(RX_BUF_SIZE)
55     }
56 }

```

```

53     }
54     fn decode_and_copy(&mut self, channels: &mut Channels, num_bytes:
    ↪     usize) -> usize {
55         // Position after first 0
56         let start = self.rx_buf[..num_bytes]
57             .iter()
58             .position(|&x| x == 0)
59             .unwrap()
60             + 1;
61         // Position after last 0
62         let end = num_bytes
63             - self.rx_buf[..num_bytes]
64                 .iter()
65                 .rev()
66                 .position(|&x| x == 0)
67                 .unwrap();
68         let mut src_index = start;
69         let mut dst_index = 0;
70
71         'outer: while src_index + PACKET_SIZE < end && dst_index <
    ↪         channels.voltage1.len() {
72             // Packet error: offset byte not in [1, 5] or packet not
    ↪             delimited with 0
73             if self.rx_buf[src_index] == 0
74                 || self.rx_buf[src_index] >= PACKET_SIZE as u8
75                 || self.rx_buf[src_index + PACKET_SIZE - 1] != 0
76             {
77                 src_index += 1;
78                 // Find the next 0
79                 match self.rx_buf[src_index..(end - 1)]
80                     .iter()
81                     .position(|&x| x == 0)
82                 {
83                     Some(i) => {
84                         // Advance to the next packet (which follows
    ↪                         the 0)
85                         src_index += i + 1;
86                     }
87                     None => {
88                         // No more valid packets or the erroneous
    ↪                         packet was the last
89                         break;
90                     }
91                 }
92             } else {
93                 let packet = &self.rx_buf[src_index..(src_index +
    ↪                 PACKET_SIZE)];
94                 let mut block = packet[0] - 1;

```

```

95      // Two bytes of packet overhead
96      let mut decoded: [u8; PACKET_SIZE - 2] = [0;
97          ↪ PACKET_SIZE - 2];
98      let mut decoded_index = 0;
99
100     // Note: the packet index is just the decoded_index + 1
101     ↪ (skip the first offset byte)
102     // Example packet: 01 02 22 02 44 00
103     // Decodes to:      00 22 00 44
104     while decoded_index < decoded.len() {
105         if block > 0 {
106             decoded[decoded_index] = packet[decoded_index +
107                 ↪ 1];
108         } else {
109             decoded[decoded_index] = 0;
110             block = packet[decoded_index + 1];
111
112             if block == 0 {
113                 // The 4 sample bytes cannot be zero; skip
114                 ↪ this packet
115                 src_index += PACKET_SIZE;
116                 continue 'outer;
117             }
118         }
119         decoded_index += 1;
120         block -= 1;
121     }
122
123     channels.voltage1[dst_index] =
124         (((decoded[3] as u16) << 4) | decoded[2] as u16) as
125         ↪ f64 * 3.3 / 4095.0;
126     channels.current1[dst_index] =
127         (((decoded[1] as u16) << 4) | decoded[0] as u16)
128         ↪ as f64 * 3.3 / 4095.0 - 1.5)
129         * (1.0 / 0.09);
130     src_index += PACKET_SIZE;
131     dst_index += 1;

```

H.2.3 sine.rs

```

1  use std::{
2      cmp::min,

```

```

3     thread,
4     time::{Duration, Instant},
5 };
6
7 use crate::controller::Channels;
8
9 use super::{Result, SampleSource};
10
11 const SAMPLE_DELAY_SEC: f64 = 1.0 / 1_000.0;
12 const CHUNK_DELAY_SEC: f64 = 1.0 / 100.0;
13
14 const SINE_PERIOD_SEC: f64 = 0.1;
15 const SINE_AMPLITUDE: f64 = 100.0;
16
17 /// A sample source that outputs a sine wave on one channel
18 pub struct SineSampleSource {
19     start: Instant,
20     last_read: Instant,
21 }
22
23 impl SampleSource for SineSampleSource {
24     fn try_init() -> Result<Self> {
25         let now = Instant::now();
26         Ok(Self {
27             start: now,
28             last_read: now,
29         })
30     }
31
32     fn read_samples(&mut self, channels: &mut Channels) ->
33         ↪ Result<usize> {
34         // sleep to emulate blocking read
35         thread::sleep(Duration::from_secs_f64(CHUNK_DELAY_SEC));
36
37         let now = Instant::now();
38         let num_samples = min(
39             ((now - self.last_read).as_secs_f64() / SAMPLE_DELAY_SEC)
40             ↪ as usize,
41             channels.voltage1.len(),
42         );
43         let mut t = (now - self.start).as_secs_f64() % SINE_PERIOD_SEC;
44
45         for (v_sample, c_sample) in channels
46             .voltage1
47             .iter_mut()
48             .zip(channels.current1.iter_mut())
49             .take(num_samples)
50         {

```

```

49         t = (t + SAMPLE_DELAY_SEC) % SINE_PERIOD_SEC;
50         *v_sample = SINE_AMPLITUDE * (t * SINE_PERIOD_SEC).sin();
51         *c_sample = *v_sample;
52     }
53
54     Ok(num_samples)
55 }
56 }

```

H.3 controller.rs

```

1  use std::{
2      cmp::min,
3      mem::take,
4      sync::{Arc, Condvar, Mutex},
5  };
6
7  use spectrum_analyzer::{
8      samples_fft_to_spectrum, scaling::divide_by_N_sqrt, FrequencyLimit,
9      ↪ FrequencySpectrum,
10 };
11
12 pub const SAMPLE_RATE_PER_CHANNEL: usize = 500_000;
13 const MAX_FFT_SAMPLES_INPUT: usize = 0x4000;
14
15 // Number of samples in each channel's buffer
16 pub const BUF_SIZE: usize = 20000;
17 const NUM_BUFS: usize = 2;
18
19 #[derive(Debug)]
20 pub struct Channels {
21     pub voltage1: Vec<f64>,
22     pub current1: Vec<f64>,
23     pub fft1: FrequencySpectrum,
24 }
25
26 impl Default for Channels {
27     fn default() -> Self {
28         Self {
29             voltage1: vec![0.0; BUF_SIZE],
30             current1: vec![0.0; BUF_SIZE],
31             fft1: FrequencySpectrum::default(),
32         }
33     }
34 }
35
36 #[derive(Debug)]
37 pub enum BufferState {

```

```

37     Full(Channels, usize),
38     Empty(Channels),
39 }
40
41 impl BufferState {
42     pub fn is_empty(&self) -> bool {
43         match *self {
44             BufferState::Empty(_) => true,
45             BufferState::Full(..) => false,
46         }
47     }
48
49     pub fn is_full(&self) -> bool {
50         match *self {
51             BufferState::Empty(_) => false,
52             BufferState::Full(..) => true,
53         }
54     }
55
56     /// Fetch the Channels from the enum. take() is used to take
57     ↳ ownership
58     /// by swapping with an empty Channels.
59     pub fn unwrap(&mut self) -> (Channels, usize) {
60         match self {
61             BufferState::Empty(c) => (take(&mut *c), 0),
62             BufferState::Full(c, num_samples) => (take(&mut *c),
63                 ↳ *num_samples),
64         }
65     }
66
67     /// Represents two buffers that you can swap accesses between.
68     #[derive(Debug, Clone)]
69     pub struct USBData {
70         pub bufs: Vec<Arc<(Condvar, Mutex<BufferState>)>>,
71     }
72
73     #[derive(Debug, Clone)]
74     pub struct AppData {
75         pub bufs: Vec<Arc<(Condvar, Mutex<BufferState>)>>,
76         pub voltage_trigger_threshold: Arc<Mutex<f64>>,
77         pub current_trigger_threshold: Arc<Mutex<f64>>,
78         pub fft: Arc<Mutex<bool>>,
79     }
80
81     fn generate_buffers() -> Vec<Arc<(Condvar, Mutex<BufferState>)>> {
82         let mut v = Vec::with_capacity(NUM_BUFS);
83         (0..NUM_BUFS).for_each(|_| {

```

```

83         v.push(Arc::new((
84             Condvar::new(),
85             Mutex::new(BufferState::Empty(Channels::default()))),
86         )))
87     });
88     v
89 }
90
91 impl Default for USBData {
92     fn default() -> Self {
93         Self {
94             bufs: generate_buffers(),
95         }
96     }
97 }
98
99 impl Default for AppData {
100     fn default() -> Self {
101         Self {
102             bufs: generate_buffers(),
103             voltage_trigger_threshold: Arc::new(Mutex::new(0.0)),
104             current_trigger_threshold: Arc::new(Mutex::new(0.0)),
105             fft: Arc::new(Mutex::new(false)),
106         }
107     }
108 }
109
110 /// Controller class copies from USB data buffer 1 into App data buffer
111 ↪ 1,
112 /// then USB data buffer 2 into App data buffer 2.
113 pub struct Controller {
114     usb_data: USBData,
115     app_data: AppData,
116 }
117
118 impl Controller {
119     pub fn new(usb_data: USBData, app_data: AppData) -> Self {
120         Self { usb_data, app_data }
121     }
122     pub fn controller_loop(&mut self) {
123         loop {
124             // Cycle between the two buffers in each pair.
125             for (dbuf, abuf) in
126                 ↪ self.usb_data.bufs.iter().zip(self.app_data.bufs.iter())
127                 ↪ {
128                 let (data_condvar, data_mutex) = &**dbuf;
129                 let (app_condvar, app_mutex) = &**abuf;

```

```

128 // If the current USB buffer is empty, release lock,
129 ↪ wait until USB thread has filled it.
130 // When this function returns the lock will have been
131 ↪ reacquired.
132 let mut data_state = data_condvar
133     .wait_while(data_mutex.lock().unwrap(),
134     ↪ |data_state| {
135         data_state.is_empty()
136     })
137     .unwrap();
138
139 // Wait if app buffer is full.
140 let mut app_state = app_condvar
141     .wait_while(app_mutex.lock().unwrap(), |app_state|
142     ↪ app_state.is_full())
143     .unwrap();
144
145 let (mut dst, _) = app_state.unwrap();
146 let (src, num_samples) = data_state.unwrap();
147 let num_remaining = Self::copy_channels(
148     &mut dst,
149     &src,
150     num_samples,
151     ↪ *self.app_data.voltage_trigger_threshold.lock().unwrap(),
152     ↪ *self.app_data.current_trigger_threshold.lock().unwrap(),
153 );
154
155 if *self.app_data.fft.lock().unwrap() {
156     let mut temp: [f32; MAX_FFT_SAMPLES_INPUT] = [0.0;
157     ↪ MAX_FFT_SAMPLES_INPUT];
158     for i in 0..min(temp.len(), num_remaining) {
159         temp[i] = dst.voltage1[i] as f32;
160     }
161
162     dst.fft1 = samples_fft_to_spectrum(
163         &temp[..min(temp.len(),
164         ↪ num_remaining.next_power_of_two())],
165         SAMPLE_RATE_PER_CHANNEL as u32,
166         FrequencyLimit::Range(65.0, 100_000.0),
167         Some(&divide_by_N_sqrt),
168     )
169     .unwrap();
170 }
171
172 *data_state = BufferState::Empty(src);
173 *app_state = BufferState::Full(dst, num_remaining);

```

```

168
169         // Tell USB thread that the current data buffer is now
170         ↪ empty.
171         data_condvar.notify_one();
172         // Tell App thread that the current app buffer is now
173         ↪ full.
174         app_condvar.notify_one();
175     }
176 }
177
178 fn copy_channels(
179     dst: &mut Channels,
180     src: &Channels,
181     num_samples: usize,
182     v_trigger: f64,
183     c_trigger: f64,
184 ) -> usize {
185     // Return the least number of samples between the two channels
186     ↪ (discard some from the channel with more)
187     min(
188         Self::copy_with_trigger(&mut dst.voltage1, &src.voltage1,
189             ↪ num_samples, v_trigger),
190         Self::copy_with_trigger(&mut dst.current1, &src.current1,
191             ↪ num_samples, c_trigger),
192     )
193 }
194
195 fn copy_with_trigger(dst: &mut [f64], src: &[f64], num_samples:
196     ↪ usize, trigger: f64) -> usize {
197     if trigger > -15.0 && trigger < 15.0 {
198         let first_sample: usize;
199         #[cfg(feature = "window_trigger")]
200         {
201             first_sample =
202                 ↪ Self::window_trigger(&src[..num_samples], trigger);
203         }
204         #[cfg(not(feature = "window_trigger"))]
205         {
206             first_sample =
207                 ↪ Self::hysteresis_trigger(&src[..num_samples],
208                 ↪ trigger);
209         }
210     }
211
212     dst[..(num_samples -
213         ↪ first_sample)].copy_from_slice(&src[first_sample..num_samples]);
214
215     return num_samples - first_sample;

```

```

206     }
207
208     // If no trigger, just copy the available samples without
209     ↪ triggering.
210     dst[..num_samples].copy_from_slice(&src[..num_samples]);
211     num_samples
212 }
213
214 #[cfg(feature = "window_trigger")]
215 fn window_trigger(src: &[f64], trigger: f64) -> usize {
216     let first_lower = src.iter().position(|&val| val < trigger);
217     if let Some(lower_idx) = first_lower {
218         const WINDOW_SIZE: usize = 10;
219         let mut sum: f64 = src[lower_idx..(lower_idx +
220             ↪ WINDOW_SIZE)].iter().sum();
221
222         // Iterate over all windows of size WINDOW_SIZE + 1. The
223         ↪ first WINDOW_SIZE samples
224         // are used to calculate the average value of previous
225         ↪ samples, which is then
226         // compared to the last sample. This is done to find a
227         ↪ rising trigger
228         // while attempting to filter out noise.
229         let first_higher = src[lower_idx..]
230             .windows(WINDOW_SIZE + 1)
231             .position(|window| {
232                 let val = *window.last().unwrap();
233                 val >= trigger && sum / (WINDOW_SIZE as f64) < val
234                 ↪ || {
235                     // Update sliding window.
236                     sum += val;
237                     sum -= *window.first().unwrap();
238                     false
239                 }
240             });
241         if let Some(higher_idx) = first_higher {
242             // higher_idx is relative to lower_idx. Also add
243             ↪ WINDOW_SIZE to get the
244             // last element in the window.
245             return lower_idx + higher_idx + WINDOW_SIZE;
246         }
247     }
248
249     // If trigger failed, copy without trigger
250     0
251 }
252
253 #[cfg(not(feature = "window_trigger"))]

```

```

247 fn hysteresis_trigger(src: &[f64], trigger: f64) -> usize {
248     // Hysteresis width as fraction of peak to peak
249     const HYSTERESIS_WIDTH: f64 = 0.25;
250     let mut max_val = f64::MIN;
251     let mut min_val = f64::MAX;
252     for &val in src.iter() {
253         max_val = f64::max(max_val, val);
254         min_val = f64::min(min_val, val);
255     }
256     let hysteresis = (max_val - min_val) * HYSTERESIS_WIDTH;
257
258     // Trigger when signal first falls below trigger - hysteresis
259     ↪ and then rises above trigger
260     let first_lower = src.iter().position(|&val| val < trigger -
261     ↪ hysteresis);
262     if let Some(lower_idx) = first_lower {
263         let first_higher = src[lower_idx..].iter().position(|&val|
264         ↪ val >= trigger);
265         if let Some(higher_idx) = first_higher {
266             return lower_idx + higher_idx;
267         }
268     }
269     0
270 }

```

H.4 app.rs

```

1 use std::{
2     error::Error,
3     fmt,
4     fs::{remove_file, File},
5     ops::RangeInclusive,
6     sync::{Arc, Mutex},
7     time::{SystemTime, UNIX_EPOCH},
8 };
9
10 use csv::Writer;
11 use eframe::egui::*;
12
13 use crate::controller::{AppData, BufferState, SAMPLE_RATE_PER_CHANNEL};
14
15 #[derive(Debug, Default)]
16 enum TriggerControl {
17     #[default]
18     Start,
19     Stop,

```

```

20 }
21
22 // Allows enum to be formatted to string
23 impl fmt::Display for TriggerControl {
24     fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
25         fmt::Debug::fmt(self, f)
26     }
27 }
28
29 const GROUP_SPACING: f32 = 3.0;
30 const BUTTON_HEIGHT: f32 = 25.0;
31 const ERROR_COLOUR: Color32 = Color32::LIGHT_RED;
32
33 // 0.5 MSPS
34 const SAMPLE_PERIOD: f64 = 1.0 / (SAMPLE_RATE_PER_CHANNEL as f64);
35
36 const H_SCALE_RANGE: RangeInclusive<f64> = RangeInclusive::new(0.1,
37     ↪ 10.0);
38 const H_OFFSET_RANGE: RangeInclusive<f64> =
39     RangeInclusive::new(-10000.0 * SAMPLE_PERIOD, 10000.0 *
40     ↪ SAMPLE_PERIOD);
41 const V_SCALE_RANGE: RangeInclusive<f64> = RangeInclusive::new(0.1,
42     ↪ 10.0);
43 const V_OFFSET_RANGE: RangeInclusive<f64> = RangeInclusive::new(-5.0,
44     ↪ 5.0);
45
46 #[derive(Debug)]
47 struct UIControls {
48     h_offset: f64,
49     h_scale: f64,
50     channel1_v_offset: f64,
51     channel1_v_scale: f64,
52     channel2_v_offset: f64,
53     channel2_v_scale: f64,
54     v_trigger_button_text: TriggerControl,
55     v_trigger_threshold_text: String,
56     v_trigger_format_wrong: bool,
57     c_trigger_button_text: TriggerControl,
58     c_trigger_threshold_text: String,
59     c_trigger_format_wrong: bool,
60     export_error_string: String,
61     fft: bool,
62     fft_dom_freq: f32,
63 }
64
65 impl Default for UIControls {
66     fn default() -> Self {
67         Self {

```

```

64         h_offset: 0.0,
65         h_scale: 1.0,
66         channel1_v_offset: 0.0,
67         channel1_v_scale: 1.0,
68         channel2_v_offset: 0.0,
69         channel2_v_scale: 1.0,
70         v_trigger_button_text: TriggerControl::default(),
71         v_trigger_threshold_text: String::new(),
72         v_trigger_format_wrong: false,
73         c_trigger_button_text: TriggerControl::default(),
74         c_trigger_threshold_text: String::new(),
75         c_trigger_format_wrong: false,
76         export_error_string: String::new(),
77         fft: false,
78         fft_dom_freq: 0.0,
79     }
80 }
81 }
82
83 #[derive(Debug)]
84 pub struct App {
85     data: AppData,
86     buf_idx: usize,
87     ui_controls: UIControls,
88 }
89
90 impl App {
91     pub fn new(data: AppData) -> Self {
92         Self {
93             data,
94             buf_idx: 0,
95             ui_controls: UIControls::default(),
96         }
97     }
98 }
99
100 fn update_trigger(
101     ui: &mut Ui,
102     trigger_val: &mut Arc<Mutex<f64>>,
103     button_text: &mut TriggerControl,
104     textedit_text: &mut String,
105     format_wrong: &mut bool,
106     (offset, scale): (f64, f64),
107     hint_text: &str,
108 ) {
109     ui.with_layout(
110         Layout::top_down(Align::Center).with_cross_align(Align::Min),
111         |ui| {

```

```

112         if *format_wrong {
113             ui.style_mut().visuals.extreme_bg_color = ERROR_COLOUR;
114         }
115         let re = ui.add(
116             TextEdit::singleline(textedit_text)
117                 .hint_text(hint_text)
118                 .desired_width(f32::INFINITY),
119         );
120         if re.lost_focus() &&
121             ↪ re.ctx.input().key_pressed(Key::Enter) {
122             let parsed = textedit_text.parse::<f64>();
123             match parsed {
124                 Ok(new_value) => {
125                     *trigger_val.lock().unwrap() = new_value;
126                     *button_text = TriggerControl::Stop;
127                     *format_wrong = false;
128                 }
129                 Err(_) => {
130                     *format_wrong = true;
131                 }
132             }
133         },
134     );
135     if ui
136         .add(Button::new(button_text.to_string()).min_size((0.0,
137             ↪ BUTTON_HEIGHT).into()))
138         .clicked()
139     {
140         use TriggerControl::*;
141         match button_text {
142             Start => {
143                 let parsed = textedit_text.parse::<f64>();
144                 match parsed {
145                     Ok(new_value) => {
146                         *trigger_val.lock().unwrap() = (new_value -
147                             ↪ offset) / scale;
148                         *button_text = Stop;
149                         *format_wrong = false;
150                     }
151                     Err(_) => {
152                         *format_wrong = true;
153                     }
154                 }
155             }
156             Stop => {
157                 *trigger_val.lock().unwrap() = f64::INFINITY;
158                 *button_text = Start;
159             }
160         }
161     }

```

```

157         }
158     };
159 }
160 }
161
162 fn offset_scale_sliders(
163     ui: &mut Ui,
164     offset: &mut f64,
165     o_range: RangeInclusive<f64>,
166     scale: &mut f64,
167     s_range: RangeInclusive<f64>,
168 ) {
169     ui.columns(2, |uis| {
170         uis[0].label("Offset");
171         uis[0].add(Slider::new(offset, o_range).clamp_to_range(false));
172         uis[1].label("Scale");
173         uis[1].add(
174             Slider::new(scale, s_range)
175                 .clamp_to_range(false)
176                 .logarithmic(true),
177         );
178     });
179 }
180
181 impl eframe::App for App {
182     fn update(&mut self, ctx: &Context, frame: &mut eframe::Frame) {
183         // Always redraw on the next frame. Ensures that state changes
184         ↳ from
185         // other threads are immediately reflected in the UI.
186         ctx.request_repaint();
187
188         let Self {
189             data,
190             buf_idx,
191             ui_controls,
192             ..
193         } = self;
194
195         TopBottomPanel::top("top").show(ctx, |ui| {
196             ui.horizontal_wrapped(|ui| {
197                 ui.visuals_mut().button_frame = false;
198                 widgets::global_dark_light_mode_switch(ui);
199                 ui.separator();
200                 ui.menu_button("File", |ui| {
201                     let mut export_button = Button::new("Export to

```

```

202         export_button =
203             ↪ export_button.fill(ERROR_COLOUR);
204     }
205     let mut re = ui.add(export_button);
206     if !ui_controls.export_error_string.is_empty() {
207         re =
208             ↪ re.on_hover_text(&ui_controls.export_error_string);
209     }
210
211     if re.clicked() {
212         let epoch_time = SystemTime::now()
213             .duration_since(UNIX_EPOCH)
214             .unwrap()
215             .as_secs();
216         let pid = std::process::id();
217         let file_name = format!("{}", epoch_time,
218             ↪ pid, "teachee.csv");
219         let file = match
220             ↪ File::create(file_name.clone()) {
221             Ok(a) => a,
222             Err(_) => {
223                 ui_controls.export_error_string =
224                     format!("Unable to open file: {}",
225                         ↪ file_name);
226                 return;
227             }
228         };
229         let mut writer = Writer::from_writer(file);
230         let (condvar, mutex) = &*data.bufs[*buf_idx];
231         let mut buf_state = condvar
232             .wait_while(mutex.lock().unwrap(),
233                 ↪ |buf_state| buf_state.is_empty())
234             .unwrap();
235         let (channels, num_samples) =
236             ↪ buf_state.unwrap();
237
238         let v_strs = channels.voltage1[0..num_samples]
239             .iter()
240             .map(|e| e.to_string());
241
242         let c_strs = channels.current1[0..num_samples]
243             .iter()
244             .map(|e| e.to_string());
245         let do_writing = move || -> Result<(), Box<dyn
246             ↪ Error>> {
247             writer.write_field("Channel1")?;
248             writer.write_record(v_strs)?;
249             writer.write_field("Channel2")?;

```

```

242         writer.write_record(c_strs)?;
243         Ok(())
244     };
245
246     if let Err(e) = do_writing() {
247         ui_controls.export_error_string =
248             format!("Error writing csv output:
249                 ↪ {e}");
250         _ = remove_file(file_name);
251         return;
252     }
253
254     ui_controls.export_error_string.clear();
255
256     if ui.button("Exit").clicked() {
257         frame.close();
258     }
259     });
260 })
261 });
262
263 SidePanel::right("controls")
264     .resizable(false)
265     .show(ctx, |ui| {
266         ui.vertical_centered(|ui| {
267             ui.add_space(GROUP_SPACING);
268
269             ui.group(|ui| {
270                 ui.add_space(GROUP_SPACING);
271                 ui.label(RichText::new("Channel
272                     ↪ scaling").size(14.0));
273
274                 ↪ ui.add(Separator::default().spacing(GROUP_SPACING
275                     ↪ * 2.0));
276
277                 ui.label("Horizontal");
278                 ui.add_space(GROUP_SPACING);
279                 offset_scale_sliders(
280                     ui,
281                     &mut ui_controls.h_offset,
282                     H_OFFSET_RANGE,
283                     &mut ui_controls.h_scale,
284                     H_SCALE_RANGE,

```

```

285         ↪ ui.add(Separator::default().spacing(GROUP_SPACING
286         ↪ * 2.0));
287
288 ui.label("Channel 1 Vertical");
289 ui.add_space(GROUP_SPACING);
290 offset_scale_sliders(
291     ui,
292     &mut ui_controls.channel1_v_offset,
293     V_OFFSET_RANGE,
294     &mut ui_controls.channel1_v_scale,
295     V_SCALE_RANGE,
296 );
297
298 ui.add_space(GROUP_SPACING);
299
300 ui.label("Channel 2 Vertical");
301 ui.add_space(GROUP_SPACING);
302 offset_scale_sliders(
303     ui,
304     &mut ui_controls.channel2_v_offset,
305     V_OFFSET_RANGE,
306     &mut ui_controls.channel2_v_scale,
307     V_SCALE_RANGE,
308 );
309
310 ui.add_space(GROUP_SPACING);
311
312 ui.group(|ui| {
313     ui.add_space(GROUP_SPACING);
314     ui.label(RichText::new("Triggers").size(14.0));
315
316     ↪ ui.add(Separator::default().spacing(GROUP_SPACING
317     ↪ * 2.0));
318
319 ui.vertical_centered_justified(|ui| {
320     update_trigger(
321         ui,
322         &mut data.voltage_trigger_threshold,
323         &mut ui_controls.v_trigger_button_text,
324         &mut
325         ↪ ui_controls.v_trigger_threshold_text,
326         &mut
327         ↪ ui_controls.v_trigger_format_wrong,
328         (ui_controls.channel1_v_offset,
329         ↪ ui_controls.channel1_v_scale),

```

326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346

347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364

```
        "Channel 1",
    );
    update_trigger(
        ui,
        &mut data.current_trigger_threshold,
        &mut ui_controls.c_trigger_button_text,
        &mut
            ↪ ui_controls.c_trigger_threshold_text,
        &mut
            ↪ ui_controls.c_trigger_format_wrong,
        (ui_controls.channel2_v_offset,
            ↪ ui_controls.channel2_v_scale),
        "Channel 2",
    );
    });
});

ui.add_space(GROUP_SPACING);

ui.group(|ui| {
    ui.add_space(GROUP_SPACING);
    ui.label(RichText::new("FFT").size(14.0));

    ↪ ui.add(Separator::default().spacing(GROUP_SPACING
    ↪ * 2.0));

    ui.vertical_centered_justified(|ui| {
        if ui.toggle_value(&mut ui_controls.fft,
            ↪ "Channel 1").clicked() {
            *data.fft.lock().unwrap() =
                ↪ ui_controls.fft;
        }
    });

    ui.add_space(GROUP_SPACING);

    let mut dominant_freq_str = "Dominant
        ↪ Frequency: ".to_string();
    if ui_controls.fft {
        ↪ dominant_freq_str.push_str(&ui_controls.fft_dom_freq
    }
    ui.label(dominant_freq_str);
});

ui.add_space(GROUP_SPACING);
```

365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398

```
        ui.group(|ui| {
            ui.add_space(GROUP_SPACING);
            ui.label(RichText::new("Reset All
            ↪ Configurations").size(14.0));

            ↪ ui.add(Separator::default().spacing(GROUP_SPACING
            ↪ * 2.0));

        ui.vertical_centered_justified(|ui| {
            if ui

                ↪ .add(Button::new("Reset").min_size((0.0,
                ↪ BUTTON_HEIGHT).into()))
                .clicked()

            {
                *ui_controls = UIControls::default();

                ↪ *data.voltage_trigger_threshold.lock().unwrap()
                ↪ = f64::INFINITY;

                ↪ *data.current_trigger_threshold.lock().unwrap()
                ↪ = f64::INFINITY;
                *data.fft.lock().unwrap() = false;
            }
        });
    });
});

CentralPanel::default().show(ctx, |ui| {
    // Get the current buffer. Alternating between buffers is
    ↪ done by toggling
    // the buf_idx.
    let (condvar, mutex) = &*data.bufs[*buf_idx];

    // Wait until controller thread has filled the current
    ↪ buffer.
    let mut buf_state = condvar
        .wait_while(mutex.lock().unwrap(), |buf_state|
            ↪ buf_state.is_empty())
        .unwrap();

    let (channels, num_samples) = buf_state.unwrap();

    // Mapping i -> t using the fixed sample rate to get point
    ↪ (i * period, samples[i]).
```

```

399 let voltage =
    ↪ plot::Line::new(plot::PlotPoints::from_parametric_callback(
400     |i| {
401         (
402             i * SAMPLE_PERIOD * ui_controls.h_scale +
403             ↪ ui_controls.h_offset,
404             channels.voltage1[i as usize] *
405             ↪ ui_controls.channel1_v_scale
406             + ui_controls.channel1_v_offset,
407         )
408     },
409     0.0..(num_samples as f64),
410     num_samples,
411 ))
412 .name("Channel 1");
413
414 let current =
415     ↪ plot::Line::new(plot::PlotPoints::from_parametric_callback(
416     |i| {
417         (
418             i * SAMPLE_PERIOD * ui_controls.h_scale +
419             ↪ ui_controls.h_offset,
420             channels.current1[i as usize] *
421             ↪ ui_controls.channel2_v_scale
422             + ui_controls.channel2_v_offset,
423         )
424     },
425     0.0..(num_samples as f64),
426     num_samples,
427 ))
428 .name("Channel 2");
429
430 let fft_line = if ui_controls.fft {
431     // Update dominant frequency while we hold the monitor
432     ui_controls.fft_dom_freq = channels.fft1.max().0.val();
433     // Convert array of (Freq, FreqVal) tuples to (f64,
434     ↪ f64) points
435
436     ↪ plot::Line::new(plot::PlotPoints::from_parametric_callback(
437     |i| {
438         (
439             channels.fft1.data()[i as usize].0.val() as
440             ↪ f64,
441             channels.fft1.data()[i as usize].1.val() as
442             ↪ f64,
443         )
444     },
445     0.0..(channels.fft1.data().len() as f64),

```

```

437         channels.fft1.data().len(),
438     ))
439     .name("Channel 1 FFT")
440 } else {
441     plot::Line::new(plot::PlotPoints::default())
442 };
443
444 // Next update, use the other buffer.
445 *buf_idx ^= 0x1;
446 *buf_state = BufferState::Empty(channels);
447 condvar.notify_one();
448 drop(buf_state);
449
450 let plot_height = (frame.info().window_info.size.y - 42.0)
451     ↪ / 2.0;
452 let mut time_plot =
453     ↪ plot::Plot::new("plot").legend(plot::Legend::default());
454 if ui_controls.fft {
455     time_plot = time_plot.height(plot_height);
456 }
457
458 time_plot.show(ui, |ui| {
459     ui.line(voltage);
460     ui.line(current);
461 });
462
463 if ui_controls.fft {
464     plot::Plot::new("fft")
465         .height(plot_height)
466         .legend(plot::Legend::default())
467         .show(ui, |ui| {
468             ui.line(fft_line);
469         });
470 }
471 }

```

H.5 xtask: main.rs

```

1 use std::process;
2
3 use structopt::StructOpt;
4 use xshell::{cmd, Shell};
5
6 type Result<T> = std::result::Result<T, Box<dyn std::error::Error>>;
7
8 #[derive(Debug, StructOpt)]

```

```

9  enum Opt {
10     #[structopt(about = "Runs CI checks")]
11     Ci,
12 }
13
14 fn main() {
15     if let Err(err) = try_main() {
16         eprintln!("Error: {err:?}");
17         process::exit(1);
18     }
19 }
20
21 fn try_main() -> Result<()> {
22     match Opt::from_args() {
23         Opt::Ci => ci(),
24     }
25 }
26
27 fn ci() -> Result<()> {
28     let sh = Shell::new()?;
29     cmd!(sh, "cargo clippy --workspace -- -D warnings").run()?;
30     cmd!(sh, "cargo fmt -- --check").run()?;
31     cmd!(sh, "cargo test --workspace").run()?;
32     Ok(())
33 }

```